IP Library › Granted Patent US 10,388,632
Granted Patent B2
US 10,388,632 · App. 16/005,015 · Granted Aug 20, 2019

Semiconductor device and method of manufacturing the same

Inventor: Aki Dote (Isehara, JP)
Assignee: FUJITSU LIMITED
H01L25/0657H01L21/823871H01L25/50H01L29/045H01L23/481H01L23/528H01L23/5226H01L24/13H01L2224/0401H01L2224/0557H01L2224/05573H01L2224/13082H01L2224/13111H01L2224/13139H01L2224/13147H01L2225/06541H01L2225/06565H01L2225/06582H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,388,632
App. No.
16/005,015
Granted
Aug 20, 2019
Kind
B2
Abstract

A semiconductor device includes, a plurality of semiconductor dies formed using semiconductor substrates, plane orientations of which are the same, and the plurality of the semiconductor dies are stacked such that a crystal orientation of at least one layer is different from other layers.

Claims (15)

1. A semiconductor device comprising:

a plurality of semiconductor dies formed using semiconductor substrates, plane orientations of which are the same, and stacked such that a crystal orientation of at least one layer is different from other layers.

2. The semiconductor device according to claim 1 , wherein the semiconductor substrates are a (100) plane Si substrate, and the plurality of semiconductor dies are stacked in a state in which an in-plane <100> orientation of at least one layer is rotated by 15° to 45° with respect to other layers.

3. The semiconductor device according to claim 1 , wherein the semiconductor substrates are (110) plane Si substrates, and the plurality of semiconductor dies are stacked in a state in which an in-plane <100> orientation of at least one layer is rotated by 15° to 90° with respect to other layers.

4. The semiconductor device according to claim 2 , wherein the at least one layer is stacked on a convex side of warping in a state in which the in-plane <100> orientation thereof is rotated by 45° with respect to the other layers.

5. The semiconductor device according to claim 2 , wherein the at least one layer is stacked on a convex side of warping in a state in which the in-plane <100> orientation thereof is rotated by 90° with respect to the other layers.

6. The semiconductor device according to claim 2 , wherein each of the plurality of semiconductor dies includes a transistor provided such that a channel of the transistor is directed along the <100> orientation.

7. A method of manufacturing a semiconductor device, comprising:

stacking a plurality of semiconductor dies formed using semiconductor substrates, plane orientations of which are the same, such that at least one layer has a different crystal orientation.

8. The method according to claim 7 , wherein, in the stacking, the plurality of semiconductor dies using a (100) plane Si substrate as the semiconductor substrate is stacked in a state in which an in-plane orientation <100> of at least one layer is rotated by 15° to 45° with respect to other layers.

9. The method according to claim 7 , wherein, in the stacking, the plurality of semiconductor dies using a (110) plane Si substrate as the semiconductor substrate is stacked in a state in which an in-plane <100> orientation of at least one layer is rotated by 15° to 90° with respect to other layers.

10. The method according to claim 8 , wherein, in the stacking, the at least one layer is stacked on a convex side of warping in a state in which the in-plane <100> is rotated by 45° with respect to other layers.

11. The method according to claim 9 , wherein, in the stacking, the at least one layer is stacked on a convex side of warping in a state in which the in-plane <100> orientation is rotated by 90° with respect to other layers.

12. The method according to claim 8 , comprising:

manufacturing the plurality of semiconductor dies including a transistor provided such that a channel is directed along the <100> orientation, before the stacking.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2018
From: DOTE, AKI
To: FUJITSU LIMITED
Reel/Frame 046340/0587 →
Priority Claims (1)
JP 2017-116403 · Jun 14, 2017 · national
Continuity (1)
Related Publication 20180366445A1 · Dec 20, 2018