IP Library Granted Patent US 10,521,140
Granted Patent B2
US 10,521,140 · App. 16/009,091 · Granted Dec 31, 2019

Memory device with dynamic program-verify voltage calibration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,521,140
App. No.
16/009,091
Granted
Dec 31, 2019
Kind
B2
Abstract

A memory system includes a memory array including a plurality of memory cells; and a controller coupled to the memory array, the controller configured to: determine a target profile including distribution targets, wherein each of the distribution targets represent a program-verify target corresponding to a logic value for the memory cells, determine a feedback measure based on implementing a processing level for processing data, and dynamically generate an updated target based on adjusting the program-verify target according to the feedback measure.

Claims (45)

1. A memory device, comprising:

a memory array including a plurality of memory cells arranged in memory pages; and

a controller coupled to the memory array, the controller configured to:

determine a target profile including edge targets and middle targets, wherein each of the targets represent a program-verify target corresponding to a logic value for the memory cells,

determine a feedback measure based on errors corresponding to a read-level voltage, wherein the feedback measure includes an error-difference measure calculated based on error counts corresponding to the read-level voltage and a different read-level voltage, and

dynamically adjust the target profile based on adjusting one or more of the middle targets according to the feedback measure.

2. The memory device of claim 1 wherein the error-difference measure is calculated based on a difference in a first error count and a second error count, wherein the first error count corresponds to the read-level voltage and the second error count corresponds to the different read-level voltage offset from the read-level voltage.

3. The memory device of claim 1 wherein the controller is further configured to dynamically adjust the target profile based on the feedback measure determined after calibrating the read-level voltage for the memory cells.

4. The memory device of claim 1 wherein the controller is further configured to implement a step calibration mechanism based on the adjusted target profile, wherein the step calibration mechanism generates an adjusted step for dynamically adjusting a programming step for programming the memory cells.

5. The memory device of claim 1 wherein the controller is configured to dynamically adjust the target profile independently for each word-line group.

6. The memory device of claim 1 wherein the controller is further configured to dynamically adjust the target profile balancing error measures and valley depths across page types for the memory cells, wherein each of the error measures corresponds to the read level voltage for a specific value associated with one of the page types, and wherein the valley depths characterize separations between adjacent program-verify targets.

7. The memory device of claim 1 wherein the controller is further configured to:

determine a reference page type representing one of the page types of the memory cells;

determine a second page type; and

for a target processing period, dynamically adjust one or more of the middle targets corresponding to the reference page type, the second page type, or both.

8. The memory device of claim 7 wherein the controller is further configured to:

determine a third page type different than both the reference page type and the second page type; and

for a subsequent processing period, generate further dynamically change one or more of the middle targets corresponding to the reference page type, the third page type, or both.

9. The memory device of claim 1 wherein the controller is further configured to:

identify a high performance page with lowest occurrence of the errors among the page types;

identify a low performance page with highest occurrence of the errors among the page types; and

dynamically change one or more of the middle targets corresponding to the high performance page, the low performance page, or a combination thereof.

10. The memory device of claim 1 wherein the plurality of memory cells are non-volatile.

11. A method of operating a memory device including a controller and a memory array, the method comprising:

determining a target profile including distribution targets, wherein:

each of the distribution targets represent a program-verify target corresponding to a logic value for memory cells within the memory array, and

the target profile includes edge targets and middle targets, wherein the edge targets are the distribution targets corresponding to a highest voltage level and a lowest voltage level and the middle targets are the distribution targets between the edge targets;

determining a feedback measure based on implementing a processing level for processing data, wherein:

the feedback measure corresponds to errors associated with a read-level voltage, and

the feedback measure includes an error-difference measure calculated based on a difference in a first error count and a second error count, wherein the first error count corresponds to the read-level voltage and the second error count corresponds to the different read-level voltage offset from the read-level voltage; and

using the controller, dynamically adjusting the target profile by:

changing the program-verify target according to the feedback measure for balancing an error measure across multiple page types for the memory cells, and

updating one or more middle targets according to the feedback measure.

12. The method of claim 11 , further comprising implementing a step calibration mechanism, wherein the step calibration mechanism generates an adjusted step for dynamically adjusting a programming step for programming the memory cells.

13. The method of claim 11 , further comprising:

calibrating a read-level voltage for the memory cells; and

wherein:

the feedback measure is calibrated during or after the calibration of the read-level voltage.

14. The method of claim 11 , wherein dynamically adjusting the target profile includes:

determining a reference page type representing one of the page types of the memory cells;

determining a second page type; and

for a target processing period, dynamically adjusting the target profile based on adjusting one or more of the program-verify targets corresponding to the reference page type, the second page type, or both.

15. The method of claim 14 , wherein dynamically adjusting the target profile includes:

determining a third page type different than both the reference page type and the second page type; and

for a subsequent processing period, further adjusting one or more of the program-verify targets corresponding to the reference page type, the third page type, or both.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2018
From: KOUDELE, LARRY J.; LIIKANEN, BRUCE A.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046095/0028 →