IP Library › Granted Patent US 10,658,522
Granted Patent B2
US 10,658,522 · App. 16/053,188 · Granted May 19, 2020

Semiconductor device and manufacturing method thereof

Inventors: Shunpei Yamazaki (Setagaya, JP); Satoshi Shinohara (Fujisawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78696H01L29/045H01L29/24H01L29/786H01L29/7869H01L29/78693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,658,522
App. No.
16/053,188
Granted
May 19, 2020
Kind
B2
Abstract

Provided are a transistor which has electrical characteristics requisite for its purpose and uses an oxide semiconductor layer and a semiconductor device including the transistor. In the bottom-gate transistor in which at least a gate electrode layer, a gate insulating film, and the semiconductor layer are stacked in this order, an oxide semiconductor stacked layer including at least two oxide semiconductor layers whose energy gaps are different from each other is used as the semiconductor layer. Oxygen and/or a dopant may be added to the oxide semiconductor stacked layer.

Claims (38)

1. A semiconductor device comprising:

an oxide semiconductor stacked layer comprising a first oxide semiconductor layer, a second oxide semiconductor layer over the first oxide semiconductor layer, and a third oxide semiconductor layer over the second oxide semiconductor layer;

a gate electrode layer; and

a gate insulating film between the gate electrode layer and the oxide semiconductor stacked layer,

wherein the gate electrode layer and the oxide semiconductor stacked layer overlap each other,

wherein the third oxide semiconductor layer is in direct contact with a side surface of the first oxide semiconductor layer and a side surface of the second oxide semiconductor layer, and

wherein each of the first oxide semiconductor layer, the second oxide semiconductor layer and the third oxide semiconductor layer comprise indium and zinc.

2. The semiconductor device according to claim 1 ,

wherein each of the first oxide semiconductor layer and the third oxide semiconductor layer further comprise gallium.

3. The semiconductor device according to claim 2 ,

wherein a proportion of gallium with respect to indium in the third oxide semiconductor layer is greater than a proportion of gallium with respect to indium in the second oxide semiconductor layer.

4. The semiconductor device according to claim 1 ,

wherein the second oxide semiconductor layer further comprises Sn.

5. The semiconductor device according to claim 1 , further comprising a first insulating film on and in direct contact with the third oxide semiconductor layer,

wherein the first insulating film comprises aluminum and oxygen.

6. The semiconductor device according to claim 1 ,

wherein an energy gap of the second oxide semiconductor layer is smaller than an energy gap of the third oxide semiconductor layer, and

wherein an energy gap of the second oxide semiconductor layer is smaller than an energy gap of the first oxide semiconductor layer.

7. The semiconductor device according to claim 1 ,

wherein the second oxide semiconductor layer comprises a crystal including a c-axis alignment.

8. A semiconductor device comprising:

an oxide semiconductor stacked layer comprising a first oxide semiconductor layer, a second oxide semiconductor layer over the first oxide semiconductor layer, and a third oxide semiconductor layer over the second oxide semiconductor layer;

a gate electrode layer;

a gate insulating film between the gate electrode layer and the oxide semiconductor stacked layer; and

a first insulating film on and in direct contact with the third oxide semiconductor layer,

wherein the gate electrode layer and the oxide semiconductor stacked layer overlap each other,

wherein the third oxide semiconductor layer is in direct contact with a side surface of the first oxide semiconductor layer and a side surface of the second oxide semiconductor layer, and

wherein each of the first oxide semiconductor layer, the second oxide semiconductor layer and the third oxide semiconductor layer comprise indium and zinc.

9. The semiconductor device according to claim 8 ,

wherein each of the first oxide semiconductor layer and the third oxide semiconductor layer further comprise gallium.

10. The semiconductor device according to claim 9 ,

wherein a proportion of gallium with respect to indium in the third oxide semiconductor layer is greater than a proportion of gallium with respect to indium in the second oxide semiconductor layer.

11. The semiconductor device according to claim 8 ,

wherein the second oxide semiconductor layer further comprises Sn.

12. The semiconductor device according to claim 8 ,

wherein the first insulating film comprises aluminum and oxygen.

13. The semiconductor device according to claim 8 ,

wherein the first insulating film comprises silicon and oxygen.

Priority Claims (1)
JP 2011-152099 · Jul 8, 2011 · national
Continuity (6)
Continuation 15645217 · Jul 10, 2017
Continuation 15356976 · Nov 21, 2016
Continuation 14933392 · Nov 5, 2015
Continuation 14590133 · Jan 6, 2015
Continuation 13527882 · Jun 20, 2012
Related Publication 20180366588A1 · Dec 20, 2018
Cited By (1)
US 12,477,837