IP Library Granted Patent US 10,580,507
Granted Patent B2
US 10,580,507 · App. 16/125,713 · Granted Mar 3, 2020

Three-dimensional one-time-programmable memory with a dummy word line

Inventor: Guobiao Zhang (Corvallis, OR)
Assignees: ChengDu HaiCun IP Technology LLC; Guobiao Zhang
G11C17/165G11C7/14G11C11/5692G11C13/004G11C13/0069G11C17/16G11C17/18G11C29/78G11C2013/0042G11C2013/0054G11C2013/0078G11C2213/71G11C2216/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,580,507
App. No.
16/125,713
Granted
Mar 3, 2020
Kind
B2
Abstract

To reduce the pre-programming cost, an efficient three-dimensional one-time-programmable read-only memory (3D-OTP) is disclosed. It comprises a dummy word line and a plurality of dummy bit lines. Only the dummy OTP cells at the intersections of the dummy word line and dummy bit lines are programmed. All other dummy OTP cells are unprogrammed.

Claims (11)

1. A multi-bit-per-cell three-dimensional one-time-programmable read-only memory (3D-OTP), comprising:

a semiconductor substrate including transistors thereon;

an OTP array stacked above said semiconductor substrate, wherein said OTP array comprises a plurality of data word lines, a plurality of data bit lines and a plurality of data OTP cells, said data OTP cells having at least three states including an unprogrammed state, first and second programmed states, wherein the resistances of said data OTP cells in said first and second programmed states are different;

a dummy word line in parallel with said data word lines;

first and second dummy bit lines in parallel with said data bit lines;

first dummy OTP cell at the intersection of said dummy word line and said first dummy bit line, wherein said first dummy OTP cell is in said first programmed state;

second dummy OTP cell at the intersection of said dummy word line and said second dummy bit line, wherein said second dummy OTP cell is in said second programmed state;

wherein all dummy OTP cells at the intersections of said data word lines and said dummy bit line are unprogrammed; and, all dummy OTP cells at the intersections of said dummy word line and said data bit lines are unprogrammed.

2. The 3D-OTP according to claim 1 , further comprising:

a first differential amplifier coupled with said first dummy bit line; and,

a second differential amplifier coupled with said second dummy bit line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 23, 2025
From: ZHANG, GUOBIAO, DR.
To: CHENGDU HAICUN IP TECHNOLOGY LLC
Reel/Frame 070917/0001 →
Priority Claims (4)
CN 2016 1 0238012 · Apr 14, 2016 · national
CN 2018 1 0872935 · Aug 2, 2018 · national
CN 2018 1 1039809 · Sep 7, 2018 · national
CN 2018 1 1040034 · Sep 7, 2018 · national
Continuity (2)
Continuation 15488435 · Apr 14, 2017
Related Publication 20180366206A1 · Dec 20, 2018