IP Library Granted Patent US 11,088,285
Granted Patent B2
US 11,088,285 · App. 16/154,644 · Granted Aug 10, 2021

Oxide semiconductor field effect transistor and forming method thereof

Inventors: Chien-Ming Lai (Tainan, TW); Yen-Chen Chen (Tainan, TW); Jen-Po Huang (Tainan, TW); Sheng-Yao Huang (Kaohsiung, TW); Hui-Ling Chen (Kaohsiung, TW); Qinggang Xing (Singapore, SG); Ding-Lung Chen (Singapore, SG); Li Li Ding (Singapore, SG); Yao-Hung Liu (Tainan, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/7869H01L29/1037H01L29/4236H01L29/4966H01L29/51H01L29/66742
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,088,285
App. No.
16/154,644
Granted
Aug 10, 2021
Kind
B2
Abstract

An oxide semiconductor field effect transistor (OSFET) includes a first insulating layer, a source, a drain, a U-shaped channel layer and a metal gate. The first insulating layer is disposed on a substrate. The source and the drain are disposed in the first insulating layer. The U-shaped channel layer is sandwiched by the source and the drain. The metal gate is disposed on the U-shaped channel layer, wherein the U-shaped channel layer includes at least an oxide semiconductor layer. The present invention also provides a method for forming said oxide semiconductor field effect transistor.

Claims (20)

1. An oxide semiconductor field effect transistor, comprising:

a first insulating layer disposed on a substrate;

a source and a drain disposed in the first insulating layer;

only a U-shaped channel layer sandwiched by the source and the drain without having any channel layers under the source and the drain;

a metal gate disposed on the U-shaped channel layer, wherein the metal gate comprises a gate oxide layer and a metal layer, and the U-shaped channel layer comprises a plurality of oxide semiconductor layers; and

a composite layer located between the gate oxide layer and the metal layer.

2. The oxide semiconductor field effect transistor according to claim 1 , wherein the metal gate comprises a low resistivity metal.

3. The oxide semiconductor field effect transistor according to claim 2 , wherein the gate oxide layer and the metal layer have U-shaped cross-sectional profiles.

4. The oxide semiconductor field effect transistor according to claim 1 , wherein a top surface of the metal gate is higher than top surfaces of the source and the drain.

5. The oxide semiconductor field effect transistor according to claim 1 , wherein a top surface of the U-shaped channel layer is higher than top surfaces of the source and the drain.

6. The oxide semiconductor field effect transistor according to claim 1 , further comprising:

an insulating layer disposed between the first insulating layer and the substrate.

7. The oxide semiconductor field effect transistor according to claim 6 , further comprising:

a back gate insulating layer disposed between the first insulating layer and the insulating layer.

8. The oxide semiconductor field effect transistor according to claim 6 , further comprising:

a back gate disposed right below the U-shaped channel layer and in the insulating layer.

9. The oxide semiconductor field effect transistor according to claim 8 , wherein the whole U-shaped channel layer vertically overlaps the back gate.

10. The oxide semiconductor field effect transistor according to claim 9 , wherein the back gate protrudes from the U-shaped channel layer.

11. The oxide semiconductor field effect transistor according to claim 1 , further comprising:

a cap layer conformally covering the source and the drain, and the first insulating layer blanketly covering the cap layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2018
From: LAI, CHIEN-MING; CHEN, YEN-CHEN; HUANG, JEN-PO; HUANG, SHENG-YAO; CHEN, HUI-LING; XING, QINGGANG; CHEN, DING-LUNG; DING, LI LI; LIU, YAO-HUNG
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 047097/0567 →
Priority Claims (1)
CN 201811041792.1 · Sep 7, 2018 · national
Continuity (1)
Related Publication 20200083380A1 · Mar 12, 2020
Cited By (1)
US 12,733,207