IP Library Granted Patent US 10,770,415
Granted Patent B2
US 10,770,415 · App. 16/208,821 · Granted Sep 8, 2020

Packaged transistor devices with input-output isolation and methods of forming packaged transistor devices with input-output isolation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,770,415
App. No.
16/208,821
Granted
Sep 8, 2020
Kind
B2
Abstract

Packaged transistor devices are provided that include a transistor on a base of the packaged transistor device, the transistor comprising a control terminal and an output terminal, a first bond wire electrically coupled between an input lead and the control terminal of the transistor, a second bond wire electrically coupled between an output lead and the output terminal of the transistor, and an isolation material that is and physically between the first bond wire and the second bond wire, wherein the isolation material is configured to reduce a coupling between the first bond wire and the second bond wire.

Claims (55)

1. A packaged transistor device, comprising:

an input lead;

an output lead;

a transistor comprising a control terminal and an output terminal;

a first bond wire electrically coupled between the input lead and the control terminal of the transistor;

a second bond wire electrically coupled between the output lead and the output terminal of the transistor; and

an isolation material that is physically between the first bond wire and the second bond wire, wherein the isolation material is configured to reduce a coupling between the first bond wire and the second bond wire.

2. The packaged transistor device of claim 1 , wherein the isolation material is a magnetic isolation material, a dielectric isolation material, or a conductive isolation material that is physically separated from the first bond wire and the second bond wire.

3. The packaged transistor device of claim 1 , further comprising a package that houses the transistor, with the input lead and the output lead extending from the package,

wherein the package comprises an air cavity, and

wherein at least a portion of the first bond wire and at least a portion of the second bond wire extend into the air cavity.

4. The packaged transistor device of claim 1 , further comprising a package that houses the transistor, with the input lead and the output lead extending from the package.

5. The packaged transistor device of claim 1 , wherein the isolation material is disposed above the transistor.

6. The packaged transistor device of claim 1 , wherein the isolation material comprises a plurality of third bond wires,

wherein a first portion of a first one of the third bond wires extends above the transistor at a first height, and

wherein a second portion of a second one of the third bond wires extends above the transistor at a second height that is greater than the first height.

7. The packaged transistor device of claim 1 , wherein the isolation material comprises a plurality of metal segments.

8. The packaged transistor device of claim 1 , wherein the isolation material is configured to be connected to a ground signal.

9. The packaged transistor device of claim 1 , further comprising a package that houses the transistor, with an input lead and an output lead extending from the package,

wherein the input lead is connected to the control terminal and the output lead is connected to the output terminal,

wherein the package comprises an air cavity, and

wherein at least a portion of the first bond wire and at least a portion of the second bond wire extend into the air cavity.

10. A packaged transistor device, comprising:

a base;

a transistor on the base, the transistor comprising a control terminal and an output terminal on opposite sides of the transistor;

a first inductor connected to the control terminal, the first inductor comprising a first portion that extends at a first level that is farther from the base than a top surface of the transistor;

a second inductor connected to the output terminal, the second inductor comprising a second portion that extends at a second level that is farther from the base than the top surface of the transistor; and

an isolation material that is between the first portion and the second portion, wherein the isolation material is configured to reduce a coupling between the first inductor and the second inductor.

11. The packaged transistor device of claim 10 , wherein the isolation material is a conductive isolation material that is physically separate from the first inductor and the second inductor, and

wherein the isolation material is electrically connected to a reference signal.

12. The packaged transistor device of claim 10 , further comprising a package that houses the transistor, with an input lead and an output lead extending from the package, and

wherein the input lead is connected to the control terminal and the output lead is connected to the output terminal.

13. The packaged transistor device of claim 10 , wherein the isolation material comprises a plurality of bond wires.

14. The packaged transistor device of claim 10 , wherein the isolation material is disposed above the transistor.

15. The packaged transistor device of claim 10 , wherein the isolation material comprises a plurality of metal segments, and

wherein the plurality of metal segments extend in a direction substantially perpendicular to a top surface of the transistor.

16. A method of manufacturing a packaged transistor device comprising:

providing a transistor comprising a control terminal and an output terminal on opposite sides of the transistor;

connecting a first bond wire to the control terminal;

connecting a second bond wire to the output terminal;

placing an isolation material on the transistor between the first bond wire and the second bond wire, wherein the isolation material is configured to reduce a coupling between the first bond wire and the second bond wire; and

providing a package to enclose the transistor, the first bond wire, the second bond wire, and the isolation material.

17. The method of claim 16 , wherein placing the isolation material on the transistor comprises providing a plurality of third bond wires between the first bond wire and the second bond wire.

18. The method of claim 16 , wherein providing the package comprises placing a polymer material on the transistor,

wherein placing the isolation material on the transistor comprises recessing the polymer material, and

wherein recessing the polymer material comprises:

providing a plurality of recesses into the polymer material; and

providing a metal material into the plurality of recesses.

19. The method of claim 16 , wherein providing the package comprises placing a polymer material on the transistor,

wherein placing the isolation material on the transistor comprises recessing the polymer material, and

wherein recessing the polymer material comprises:

providing a trench that extends on the transistor into the polymer material; and

providing a metal material into the trench.

20. The method of claim 16 , wherein the isolation material is a conductive isolation material that is physically separate from the first bond wire and the second bond wire, and

wherein the isolation material is configured to be connected to a ground signal.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2023
From: WOLFSPEED, INC.
To: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 066236/0086 →
CHANGE OF NAME Recorded Aug 16, 2023
From: CREE, INC.
To: WOLFSPEED,INC.
Reel/Frame 064601/0923 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2018
From: TRANG, FRANK; JANG, HAEDONG; MOKHTI, ZULHAZMI
To: CREE, INC.
Reel/Frame 047690/0963 →