IP Library Granted Patent US 11,609,262
Granted Patent B2
US 11,609,262 · App. 16/232,023 · Granted Mar 21, 2023

On-die aging measurements for dynamic timing modeling

Inventors: Dheeraj Subbareddy (Portland, OR); Ankireddy Nalamalpu (Portland, OR); Mahesh A. Iyer (Portland, OR); Dhananjay Raghavan (Portland, OR)
Assignee: Intel Corporation
G01R31/2642G01R31/2856G01R31/2882G01R31/3016G01R31/31707G01R31/31725G01R31/31937G01R31/318516
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,609,262
App. No.
16/232,023
Granted
Mar 21, 2023
Kind
B2
Abstract

An integrated circuit die includes a core fabric configurable to include an aging measurement circuit and a device manager coupled to the core fabric to operate the aging measurement circuit for a select period of time. The aging measurement circuit includes a counter to count transitions of a signal propagating through the aging measurement circuit during the select period of time when the aging measurement circuit is operating. The transitions of the signal counted by the counter during the select period of time are a measure of an aging characteristic of the integrated circuit die.

Claims (25)

1. A configurable integrated circuit (IC) die comprising:

a core fabric configurable to comprise an aging measurement circuit (AMC); and

a device manager coupled to the core fabric to operate the AMC for a select period of time, wherein the AMC comprises a counter to count transitions of a signal propagating through the AMC during the select period of time when the AMC is operating, and wherein the transitions of the signal counted by the counter during the select period of time are a measure of an aging characteristic of the configurable IC die.

2. The configurable IC die of claim 1 wherein the AMC further comprises an inverter coupled to the counter, a buffer coupled to the inverter, and a control circuit coupled to the counter.

3. The configurable IC die of claim 1 wherein the aging characteristic indicates an aging of a logic array block in the configurable IC die.

4. The configurable IC die of claim 3 wherein the AMC is located in the logic array block.

5. The configurable IC die of claim 1 wherein the AMC generates timing information associated with a time and a date for when the timing information is generated.

6. The configurable IC die of claim 1 wherein the AMC is located in a first logic array block and in a second logic array block.

7. The configurable IC die of claim 1 , wherein the AMC is a ring oscillator.

8. The configurable IC die of claim 1 , wherein the AMC comprises a control circuit coupled to the counter.

9. The configurable IC die of claim 1 further comprising:

an input-output block coupled to the device manager to transfer information into and out from the device manager.

10. The configurable IC die of claim 9 , wherein the device manager allows timing information that comprises the transitions of the signal counted by the counter to be transferred out of the configuration IC die from the input-output block.

11. The configurable IC die of claim 1 , wherein the AMC generates timing information that comprises the count of the transitions of the signal propagating through the AMC during the select period of time.

12. The configurable IC die of claim 11 , wherein the device manager sends an aging query to a local sector manager to operate the AMC to generate the timing information for the aging characteristic.

13. The configurable IC die of claim 11 , wherein the timing information is associated with location information for a location in the configurable IC die where the timing information is generated.

14. The configurable IC die of claim 13 , wherein the location information comprises co-ordinates of the configurable IC die.

15. The configurable IC die of claim 13 , wherein the location information comprises an identifier of a logic array block in the configurable IC die.

16. The configurable IC die of claim 1 , wherein the AMC further comprises an additional counter to count additional transitions of an additional signal propagating through the AMC during the select period of time when the AMC is operating, and wherein the additional transitions of the additional signal counted by the additional counter during the select period of time are further used as the measure of the aging characteristic of the configurable IC die.

17. An integrated circuit die comprising:

a core fabric comprising an aging measurement circuit; and

a device manager coupled to the core fabric to operate the aging measurement circuit for a select period of time, wherein the aging measurement circuit comprises a first counter for generating a first count of transitions of a first signal propagating through the aging measurement circuit during the select period of time, and wherein the first count of the transitions of the first signal represents an aging characteristic of the core fabric.

18. The integrated circuit die of claim 17 , wherein the aging measurement circuit further comprises a second counter for generating a second count of transitions of a second signal propagating through the aging measurement circuit during the select period of time, and wherein the first count and the second count represent the aging characteristic of the core fabric.

19. The integrated circuit die of claim 17 , wherein the aging measurement circuit comprises a ring oscillator.

20. The integrated circuit die of claim 17 , wherein the aging measurement circuit further comprises an inverter coupled to the first counter, a buffer coupled to the inverter, and a control circuit coupled to the first counter.

Assignments (3)
SECURITY INTEREST Recorded Sep 12, 2025
From: ALTERA CORPORATION
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 073431/0309 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2024
From: INTEL CORPORATION
To: ALTERA CORPORATION
Reel/Frame 066353/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 3, 2019
From: SUBBAREDDY, DHEERAJ; NALAMALPU, ANKIREDDY; IYER, MAHESH A.; RAGHAVAN, DHANANJAY
To: INTEL CORPORATION
Reel/Frame 050609/0505 →
Continuity (1)
Related Publication 20190146028A1 · May 16, 2019
Cited By (1)
US 12,216,150