IP Library Granted Patent US 10,854,753
Granted Patent B2
US 10,854,753 · App. 16/238,193 · Granted Dec 1, 2020

Uniform fin dimensions using fin cut hardmask

Inventors: Kangguo Cheng (Schenectady, NY); Peng Xu (Guilderland, NY)
Assignee: Tessera, Inc.
H01L29/785H01L21/3086H01L21/31055H01L21/76224H01L21/823821H01L27/0886H01L27/0924H01L29/0649H01L29/66795H01L29/7846
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,854,753
App. No.
16/238,193
Granted
Dec 1, 2020
Kind
B2
Abstract

A semiconductor device includes a substrate, a fin region including fins formed from the substrate, at least one fin cut region formed in the substrate adjacent to the fin region and having a different depth in the substrate than the fin region, and shallow trench isolation regions having substantially a same height in the fin cut regions and the fin region.

Claims (29)

1. A semiconductor device, comprising:

a substrate;

a fin region including at least one trench and a plurality of fins having a uniform width formed from the substrate;

the fin region being disposed between a first finless fin cut region and a second finless fin cut region formed in the substrate, the first and second finless fin cut regions each having a top surface of the substrate located above a depth of the at least one trench of the fin region; and

shallow trench isolation (STI) regions in the first and second finless fin cut regions and in the at least one trench of the fin region, the STI regions each having substantially a same height relative to the top surfaces of at least one of the first and second fin cut regions.

2. The device as recited in claim 1 , further comprising a fin liner formed between the plurality of fins in the fin region.

3. The device as recited in claim 2 , wherein each of the STI regions in the first and second finless fin cut regions includes a first dielectric fill formed on the substrate, and the at least one STI region in the at least one trench of the fin cut region includes a second dielectric fill formed on the fin liner.

4. The device as recited in claim 3 , wherein the first dielectric fill, the fin liner and the second dielectric fill are of the same height relative the top surfaces of at least one of the first and second fin cut regions.

5. The device as recited in claim 1 , further comprising a fin liner formed between the substrate and the at least one STI region in the at least one trench of the fin region.

6. The device as recited in claim 1 , wherein the plurality of fins have a uniform height.

7. The device as recited in claim 1 , wherein each of the plurality of fins extends from a surface defined by the at least one trench of the fin region.

8. A semiconductor device, comprising:

a substrate;

a fin region including trenches and a plurality of fins having a uniform width formed from the substrate;

the fin region being disposed between a first finless fin cut region and a second finless fin cut region formed in the substrate, the first and second finless fin cut regions each having a surface of the substrate located above surfaces defined by the trenches of the fin region; and

shallow trench isolation (STI) regions in the first and second finless fin cut regions and in the trenches of the fin region.

9. The device as recited in claim 8 , further comprising a fin liner formed between the plurality of fins in the fin region.

10. The device as recited in claim 9 , wherein each of the STI regions in the first and second finless fin cut regions includes a first dielectric fill formed on the substrate, and each of the STI regions in the trenches of the fin cut region includes a second dielectric fill formed on the fin liner.

11. The device as recited in claim 10 , wherein the first dielectric fill, the fin liner and the second dielectric fill have the same height relative to the surfaces of the first and second finless fin cut regions.

12. The device as recited in claim 8 , further comprising a fin liner formed between the substrate and the STI regions in the trenches of the fin region.

13. The device as recited in claim 8 , wherein the plurality of fins have a uniform height.

14. The device as recited in claim 8 , wherein the plurality of fins extend from surfaces defined by the trenches of the fin region.

15. A semiconductor device, comprising:

a substrate;

a fin region including trenches and a plurality of fins having a uniform width formed from the substrate;

the fin region being disposed between a first finless fin cut region and a second finless fin cut region formed in the substrate, the first and second finless fin cut regions each having a top surface located above a depth of the trenches in the fin region, and the plurality of fins each having a base located below the top surfaces of the first and second finless fin cut regions;

a fin liner disposed along the substrate in the first and second finless fin cut regions and along sidewalls of the plurality of fins in the fin region to a height below a top surface of the plurality of fins; and

shallow trench isolation (STI) regions disposed on the liner and in the first and second finless fin cut regions and the trenches the fin region to the height below the top surface of the plurality of fins.

16. The device as recited in claim 15 , wherein each of the STI regions in the first and second finless fin cut regions includes a first dielectric fill formed on the top surface of the substrate, and each of the STI regions in the trenches of the fin region includes a second dielectric fill formed on the fin liner.

Assignments (6)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0771 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0868 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 16/161,111 PREVIOUSLY RECORDED ON REEL 051489 FRAME 0324. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 3, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 053389/0252 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0324 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 2, 2019
From: CHENG, KANGGUO; XU, PENG
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 047883/0277 →