IP Library Granted Patent US 10,778,414
Granted Patent B2
US 10,778,414 · App. 16/372,297 · Granted Sep 15, 2020

Active interposer for localized programmable integrated circuit reconfiguration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,778,414
App. No.
16/372,297
Granted
Sep 15, 2020
Kind
B2
Abstract

A system may include a host processor, an interposer having memory elements, a coprocessor mounted on the interposer for accelerating tasks received from the host processor, and an auxiliary chip. The coprocessor, interposer, and auxiliary chip may be part of an integrated circuit package. The memory elements on the interposer may convey configuration bit streams to one or more logic sectors in programmable circuitry of the coprocessor. The interposer may be connected to a package substrate of the integrated circuit package using through-silicon vias, such that an active surface of the interposer faces an active surface of the coprocessor. Each logic sector may include one or more data registers that are loaded with configuration data from the memory elements. In some instances, the auxiliary chip may include a secondary memory for storing additional configuration bit streams for configuring the logic sectors of the coprocessor.

Claims (24)

1. A method of operating an integrated circuit package that includes a package substrate, an interposer mounted on the package substrate, and an integrated circuit die mounted on the interposer, the method comprising:

storing configuration data on memory in the interposer; and

configuring logic circuits on the integrated circuit die by loading the configuration data from the memory of the interposer onto the integrated circuit die.

2. The method of claim 1 , further comprising:

decompressing and decrypting the configuration data at the integrated circuit die, wherein storing the configuration data on the memory comprises storing the decompressed and decrypted configuration data on the memory in the interposer.

3. The method of claim 2 , further comprising:

decompressing and decrypting the configuration data at the interposer.

4. The method of claim 1 , further comprising:

decompressing and decrypting the configuration data at the interposer.

5. The method of claim 1 , further comprising:

storing additional configuration data at an additional integrated circuit in the integrated circuit package.

6. The method of claim 5 , further comprising:

configuring the logic circuits on the integrated circuit die by loading the additional configuration data from additional integrated circuit onto the integrated circuit die.

7. The method of claim 6 , wherein the configuration data stored on the memory of the interposer is different than the additional configuration data stored on the additional integrated circuit.

8. The method of claim 5 , further comprising:

with the integrated circuit die, sending a request for a desired configuration bit stream to the interposer.

9. The method of claim 8 , further comprising:

determining whether the desired configuration bit stream is part of the configuration data stored in the memory of the interposer.

10. The method of claim 9 , further comprising:

in response to determining that the desired configuration bit stream is missing from the configuration data stored in the memory of the interposer, determining whether the desired configuration bit stream is part of the additional configuration data stored in the additional integrated circuit.

11. The method of claim 10 , further comprising:

in response to determining that the desired configuration bit stream is missing from the configuration data stored in the memory of the interposer, sending a request to a host processor external to the integrated circuit package asking the host processor to supply the desired configuration bit stream to the memory of the interposer.

12. The method of claim 1 , wherein the interposer has an active side at which the memory is formed, wherein the integrated circuit die has an active side at which logic circuits are formed, and wherein the active side of the interposer faces the active side of the integrated circuit die.

13. The method of claim 12 , wherein the logic circuits on the integrated circuit die are organized into logic sectors, wherein configuring the logic circuits on the integrated circuit die comprises configuring the logic sectors using the configuration from the memory of the interposer.

Assignments (2)
SECURITY INTEREST Recorded Sep 12, 2025
From: ALTERA CORPORATION
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 073431/0309 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2024
From: INTEL CORPORATION
To: ALTERA CORPORATION
Reel/Frame 066353/0886 →