IP Library Granted Patent US 10,763,370
Granted Patent B2
US 10,763,370 · App. 16/380,149 · Granted Sep 1, 2020

Inverted T channel field effect transistor (ITFET) including a superlattice

Inventor: Robert John Stephenson (Duxford, GB)
Assignee: ATOMERA INCORPORATED
H01L29/78687H01L21/02587H01L21/308H01L21/30604H01L21/7624H01L29/0649H01L29/152H01L29/66742H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,763,370
App. No.
16/380,149
Granted
Sep 1, 2020
Kind
B2
Abstract

A semiconductor device may include a substrate and an inverted T channel on the substrate and including a superlattice. The superlattice may include stacked groups of layers, with each group of layers including stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The semiconductor device may further include source and drain regions on opposing ends of the inverted T channel, and a gate overlying the inverted T channel between the source and drain regions.

Claims (33)

1. A semiconductor device comprising:

a substrate;

an inverted T channel on the substrate and comprising a superlattice, the superlattice comprising a plurality of stacked groups of layers, each group of layers comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions;

source and drain regions on opposing ends of the inverted T channel; and

a gate overlying the inverted T channel between the source and drain regions.

2. The semiconductor device of claim 1 wherein the substrate comprises a semiconductor-on-insulator (SOI) substrate.

3. The semiconductor device of claim 1 wherein the gate comprises a gate insulator overlying the superlattice channel layer, and a gate electrode overlying the gate insulator.

4. The semiconductor device of claim 1 wherein the base semiconductor monolayers comprise silicon.

5. The semiconductor device of claim 1 wherein each base semiconductor portion comprises a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors.

6. The semiconductor device of claim 1 wherein the at least one non-semiconductor monolayer comprises oxygen.

7. The semiconductor device of claim 1 wherein the at least one non-semiconductor monolayer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.

8. The semiconductor device of claim 1 wherein all of the base semiconductor portions are a same number of monolayers thick.

9. The semiconductor device of claim 1 wherein at least some of the base semiconductor portions are a different number of monolayers thick.

10. A semiconductor device comprising:

a semiconductor-on-insulator (SOI) substrate;

an inverted T channel on the SOI substrate and comprising a superlattice, the superlattice comprising a plurality of stacked groups of layers, each group of layers comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions;

source and drain regions on opposing ends of the inverted T channel; and

a gate overlying the inverted T channel between the source and drain regions and comprising a gate insulator overlying the superlattice channel layer, and a gate electrode overlying the gate insulator.

11. The semiconductor device of claim 10 wherein the base semiconductor monolayers comprise silicon.

12. The semiconductor device of claim 10 wherein each base semiconductor portion comprises a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors.

13. The semiconductor device of claim 10 wherein the at least one non-semiconductor monolayer comprises oxygen.

14. The semiconductor device of claim 10 wherein the at least one non-semiconductor monolayer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.

15. The semiconductor device of claim 10 wherein all of the base semiconductor portions are a same number of monolayers thick.

16. The semiconductor device of claim 10 wherein at least some of the base semiconductor portions are a different number of monolayers thick.

17. A semiconductor device comprising:

a substrate;

an inverted T channel on the substrate and comprising a superlattice, the superlattice comprising a plurality of stacked groups of layers, each group of layers comprising a plurality of stacked base silicon monolayers defining a base silicon portion, and at least one oxygen monolayer constrained within a crystal lattice of adjacent base silicon portions;

source and drain regions on opposing ends of the inverted T channel; and

a gate overlying the inverted T channel between the source and drain regions.

18. The semiconductor device of claim 17 wherein the substrate comprises a semiconductor-on-insulator (SOI) substrate.

19. The semiconductor device of claim 17 wherein the gate comprises a gate insulator overlying the superlattice channel layer, and a gate electrode overlying the gate insulator.

20. The semiconductor device of claim 17 wherein all of the base semiconductor portions are a same number of monolayers thick.

21. The semiconductor device of claim 17 wherein at least some of the base semiconductor portions are a different number of monolayers thick.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2019
From: STEPHENSON, ROBERT JOHN
To: ATOMERA INCORPORATED
Reel/Frame 048909/0182 →
Continuity (2)
Provisional Application 62656460 · Apr 12, 2018
Related Publication 20190319136A1 · Oct 17, 2019
Cited By (17)
US 12,191,160 US 12,199,148 US 12,230,694 US 12,267,996 US 12,308,229 US 12,315,722 US 12,315,723 US 12,322,594 US 12,382,689 US 12,417,912 US 12,439,658 US 12,477,798 US 12,575,199 US 12,635,122 US 12,635,271 US 12,707,690 US 12,712,011