IP Library › Granted Patent US 10,739,688
Granted Patent B2
US 10,739,688 · App. 16/385,512 · Granted Aug 11, 2020

Method and apparatus for fabricating wafer by calculating process correction parameters

Inventor: Boris Habets (Dresden, DE)
Assignee: Qoniac GmbH
G03F7/70633G05B17/02H01L22/20G05B2219/37224G05B2219/45031
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,739,688
App. No.
16/385,512
Granted
Aug 11, 2020
Kind
B2
Abstract

A method of calculating an overlay correction model in a unit for the fabrication of a wafer is disclosed. The method comprises measuring overlay deviations of a subset of first overlay marks and second overlay marks by determining the differences between the subset of first overlay marks generated in the first layer and corresponding ones of the subset of second overlay marks generated in the second layer.

Claims (9)

1. An apparatus for fabrication of a wafer with a structural pattern comprising:

an exposure tool for exposure of the wafer;

an overlay measurement tool for measuring a subset of overlay deviations between lower first overlay marks and second overlay marks in a photoresist layer on the wafer, wherein the overlay measurement tool is adapted to select only those overlay marks within a specified distance to one of a plurality of exposure fields; and

a process correction unit connected to the overlay measurement tool, wherein the process correction unit is configured to:

accept the measured subset of overlay deviations,

calculate from the overlay deviations wafer fine model corrections parameters,

for a plurality of overlay positions estimate overlay residuals from the wafer fine model correction parameters, calculate a set of field correction parameters for the exposure tool from the overlay residuals, and

provide the wafer fine model correction parameters and the set of field correction parameters to the exposure tool.

2. The apparatus of claim 1 , further comprising an etching unit for etching a pattern onto a surface of the exposed wafer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2019
From: HABETS, BORIS
To: QONIAC GMBH
Reel/Frame 048918/0637 →
Continuity (4)
Continuation 15358716 · Nov 22, 2016
Continuation 13749740 · Jan 25, 2013
Provisional Application 61590665 · Jan 25, 2012
Related Publication 20190243255A1 · Aug 8, 2019
Cited By (1)
US 12,654,315