IP Library Granted Patent US 10,622,354
Granted Patent B2
US 10,622,354 · App. 16/398,374 · Granted Apr 14, 2020

FinFETs with controllable and adjustable channel doping

Inventors: Kangguo Cheng (Schenectady, NY); Xin Miao (Guilderland, NY); Wenyu Xu (Albany, NY); Chen Zhang (Guilderland, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L27/0886H01L21/02164H01L21/02274H01L21/823412H01L21/823431H01L21/823481H01L29/1083H01L29/66545H01L29/66795H01L29/7851
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,622,354
App. No.
16/398,374
Granted
Apr 14, 2020
Kind
B2
Abstract

A method of forming features of a finFET structure includes forming fins on a surface of a substrate. A first liner is formed around each fin and a shallow trench isolation region is formed around each fin. A dopant layer is implanted in each fin. A portion of the shallow trench isolation region is etched from each fin. A first portion of the structure is blocked and the first liner replaced with a second liner in a second portion of the structure.

Claims (27)

1. A finFET structure, comprising:

a plurality of fins located on a surface of a substrate;

a first liner disposed around each fin in a high threshold voltage region of the structure, with a dopant layer implanted into each fin; and

a second liner disposed around each fin in a low threshold voltage region of the structure, with a dopant layer implanted into each fin;

wherein the first liner and the second liner comprise different materials, and the second liner is used to control and adjust channel doping for the fin.

2. The finFET structure of claim 1 , wherein the first liner comprises a material selected from nitride, nitride oxide, or a combination comprising at least one of the foregoing.

3. The finFET structure of claim 1 , wherein the first liner comprises a nitride.

4. The finFET structure of claim 1 , wherein the second liner comprises an oxide.

5. The finFET structure of claim 3 , wherein the second liner comprises silicon dioxide.

6. The finFET structure of claim 1 , wherein an upper portion of the fins in the first region comprise a substantially low concentration of dopants from the dopant layer.

7. The finFET structure of claim 5 , wherein the substantially low concentration of dopants is less than or equal to 1×10 17 /(cm 3 ) dopants.

8. The finFET structure of claim 1 , wherein the first liner comprises a nitride, and the second liner comprises an oxide.

9. The finFET structure of claim 1 further comprising a gate stack arranged on the fin.

10. A finFET structure, comprising:

a fin located on a surface of a substrate;

a first liner disposed around a portion of the fin arranged within a shallow trench isolation region;

a second liner disposed around another portion of the fin over the shallow trench isolation region; and

a dopant layer implanted into the fin;

wherein the first liner and the second liner comprise different materials, and the second liner is used to control and adjust channel doping for the fin.

11. The finFET structure of claim 10 , wherein the first liner comprises a material selected from nitride, nitride oxide, or a combination comprising at least one of the foregoing.

12. The finFET structure of claim 10 , wherein the first liner comprises a nitride.

13. The finFET structure of claim 10 , wherein the second liner comprises an oxide.

14. The finFET structure of claim 12 , wherein the second liner comprises silicon dioxide.

15. The finFET structure of claim 10 , wherein an upper portion of the fins in the first region comprise a substantially low concentration of dopants from the dopant layer.

16. The finFET structure of claim 14 , wherein the substantially low concentration of dopants is less than or equal to 1×10 17 /(cm 3 ) dopants.

17. The finFET structure of claim 10 , wherein the first liner comprises a nitride, and the second liner comprises an oxide.

18. The finFET structure of claim 10 further comprising a gate stack arranged on the fin.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052557/0327 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2019
From: CHENG, KANGGUO; MIAO, XIN; XU, WENYU; ZHANG, CHEN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 049034/0449 →
Continuity (3)
Division 15612257 · Jun 2, 2017
Continuation 15289374 · Oct 10, 2016
Related Publication 20190259752A1 · Aug 22, 2019