Adaptive oscillator for clock generation
An output clock frequency of an adaptive oscillator circuit changes in response to noise on an integrated circuit power supply line. The circuit features two identical delay lines which are separately connected to a regulated supply and a droopy supply. In response to noise on the droopy supply, the delay lines cause a change in the output clock frequency. The adaptive oscillator circuit slows down the output clock frequency when the droopy supply droops or falls below the regulated supply. The adaptive oscillator circuit clamps the output clock frequency at a level determined by the regulated supply when the droopy supply overshoots or swings above the regulated supply.
1. A method comprising:
generating a first delayed signal based on a regulated supply voltage and an output clock at a first delay line of an oscillator circuit;
generating a second delayed signal based on a droopy supply voltage and the output clock at a second delay line of the oscillator circuit, wherein the second delay line has a same number and type of components as the first delay line;
controlling a propagation delay of at least one of the first delayed signal and the second delayed signal based on a comparison between a number of reference clock cycles counted within a specified period and a number of clock cycles of the output clock counted within the specified period; and
sending the first delayed signal and the second delayed signal to an edge detector of the oscillator circuit, wherein the edge detector generates the output clock, and wherein a resulting oscillation frequency of the output clock is based on a relationship between the regulated supply voltage and the droopy supply voltage.
2. The method of claim 1 , wherein the output clock toggles at an output frequency based on the first delayed signal in response to the droopy supply voltage being greater than the regulated supply voltage.
3. The method of claim 1 , wherein the output clock toggles at an output frequency based on the second delayed signal in response to the droopy supply voltage being lower than the regulated supply voltage.
4. The method of claim 1 , wherein controlling the propagation delay comprises:
inputting delay control bits to the first delay line and the second delay line to control the propagation delay of the at least one of the first delayed signal and the second delayed signal.
5. The method of claim 4 , wherein a value of the delay control bits to the first delay line is equal to a value of the delay control bits to the second delay line.
6. The method of claim 4 , wherein a value of the delay control bits to the first delay line is different from a value of the delay control bits to the second delay line.
7. The method of claim 4 , further comprising:
performing, by a frequency controller, the comparison between a reference clock count number that indicates the number of reference clock cycles counted within the specified period and a feedback clock counter number that indicates the number of clock cycles of the output clock counted within the specified period and generating a difference as a frequency control word; and
wherein controlling the propagation delay comprises setting the delay control bits based on the frequency control word.
8. The method of claim 1 , further comprising:
adjusting a sensitivity of the oscillator circuit to the droopy supply voltage.
9. A method comprising:
generating, based on a regulated supply voltage and an output clock signal, a regulated supply signal at a first delay line of an oscillator circuit;
generating, based on a droopy supply voltage and the output clock signal, a droopy supply signal at a second delay line of the oscillator circuit, wherein the second delay line has a same number and type of components as the first delay line;
controlling a propagation delay of at least one of the regulated supply signal and the droopy supply signal based on a comparison between a number of reference clock cycles counted within a specified period and a number of clock cycles of the output clock signal counted within the specified period; and
based on the output clock signal, sending the regulated supply signal from the first delay line and the droopy supply signal from the second delay line to an edge detector of the oscillator circuit, wherein:
the edge detector is configured to generate the output clock signal; and
an oscillation frequency of the output clock signal is based on a relationship between the regulated supply signal and the droopy supply signal.
10. The method of claim 9 , wherein at least one of the first delay line and the second delay line includes a plurality of programmable buffers.
11. The method of claim 9 , further comprising:
generating, at a voltage regulator, the regulated supply voltage comprising sending the droopy supply voltage through a low-pass filter.
12. The method of claim 9 , further comprising:
driving a clock tree of a system-on-chip comprising sending the output clock signal to the clock tree.
13. The method of claim 12 , further comprising:
based on the output clock signal, generating a plurality of output clock signals that are multiphase and are in a fixed timing relationship to each other.
14. The method of claim 12 , further comprising:
generating, at a plurality of stages of the clock tree, a plurality of respective clocks having different respective phases, wherein each stage of the plurality of stages is driven by a different respective oscillator circuit.
15. The method of claim 9 , wherein the relationship between the regulated supply signal and the droopy supply signal is based on a polarity of the regulated supply signal being the same as a polarity of the droopy supply signal.
16. The method of claim 9 , further comprising:
in response to the droopy supply voltage undershooting the regulated supply voltage, stretching a period of the output clock signal based on the droopy supply voltage.
17. The method of claim 9 , further comprising:
in response to the droopy supply voltage overshooting the regulated supply voltage, clamping the output clock signal based on the regulated supply voltage.
18. The method of claim 9 , wherein controlling the propagation delay comprises:
inputting first delay control bits to the first delay line and second delay control bits to the second delay line to control the propagation delay of the at least one of the regulated supply signal and the droopy supply signal.
19. The method of claim 18 , further comprising:
adjusting the first delay control bits based on an output clock overshoot threshold.
20. The method of claim 18 , further comprising:
adjusting the second delay control bits based on an output clock overshoot threshold.