IP Library Granted Patent US 11,133,435
Granted Patent B2
US 11,133,435 · App. 16/463,765 · Granted Sep 28, 2021

Nitride semiconductor substrate, manufacturing method therefor, and semiconductor device

Inventors: Yasufumi Fujiwara (Suita, JP); Wanxin Zhu (Suita, JP); Atsushi Koizumi (Suita, JP); Brandon Mitchell (Suita, JP); Tom Gregorkiewicz (Suita, JP)
Assignee: OSAKA UNIVERSITY
H01L33/12C23C16/34C30B25/02C30B29/38C30B29/403H01L21/0242H01L21/0254H01L21/0262H01L21/02378H01L21/02381H01L21/02389H01L21/02458H01L21/02507H01L21/205H01L29/157H01L29/2003H01L33/007H01L33/04H01L33/32H01S5/323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,133,435
App. No.
16/463,765
Granted
Sep 28, 2021
Kind
B2
Abstract

Provided is a technique for manufacturing a nitride semiconductor substrate with which it is possible to manufacture a nitride semiconductor substrate having sufficiently reduced dislocation density with a large area even if manufactured on an inexpensive substrate made of sapphire, etc. A nitride semiconductor substrate in which a nitride semiconductor layer formed on a substrate is formed by laminating an undoped nitride layer and a rare earth element-added nitride layer to which a rare earth element is added as a doping material, and the dislocation density is of the order of 106 cm−2 or less. A method for manufacturing a nitride semiconductor substrate in which a step for growing GaN, InN, AlN, or a mixed crystal of two or more thereof on a substrate to form an undoped nitride layer, and a step for forming a rare earth element-added nitride layer to which a rare earth element is added so as to be substituted for Ga, In, or Al are performed via a series of formation steps using an organic metal vapor epitaxial technique at a temperature of 900 to 1200° C. without extraction from a reaction vessel.

Claims (38)

1. A nitride semiconductor substrate in which a nitride semiconductor layer is formed on a base material, wherein

an undoped nitride layer having the thickness of 0.1 to 50 nm to which doping material is not doped and

a rare earth element-doped nitride layer having the thickness of 0.1 to 2000 nm to which a rare earth element is doped as a doping material

are stacked once to form the nitride semiconductor layer, and the threading dislocation density on the surface of the nitride semiconductor layer is at the order of 10 6 cm −2 or less.

2. The nitride semiconductor substrate according to claim 1 , wherein the nitride in the nitride semiconductor layer is GaN, InN, AlN or a mixed crystal of any two or more of them.

3. The nitride semiconductor substrate according to claim 1 , wherein the rare earth element is Eu.

4. The nitride semiconductor substrate according to claim 3 , wherein the doped amount of the Eu is 0.01 to 2 atomic %.

5. The nitride semiconductor substrate according to claim 1 , wherein the total thickness is 3 μm or less.

6. The nitride semiconductor substrate according to claim 1 , wherein the base material is any one of sapphire, SiC, Si and GaN.

7. A semiconductor device which is produced using the nitride semiconductor substrate according to claim 1 .

8. The semiconductor device according to claim 7 , which is any one of a light emitting device, a high frequency device, and a high power device.

9. A nitride semiconductor substrate in which a nitride semiconductor layer is formed on a base material, wherein

an undoped nitride layer having the thickness of 0.1 to 50 nm to which doping material is not doped and

a rare earth element-doped nitride layer having the thickness of 0.1 to 200 nm to which a rare earth element is doped as a doping material

are stacked a plurality of times to form the nitride semiconductor layer with a super lattice structure, and

the threading dislocation density on the surface of the nitride semiconductor layer is at the order of 10 6 cm −2 or less.

10. The nitride semiconductor substrate according to claim 9 , wherein the number of times of stacking is 2 to 300 times.

11. A nitride semiconductor substrate in which a nitride semiconductor layer is formed on a base material, wherein

the nitride semiconductor layer has a structure where

an undoped nitride layer having the thickness of 0.1 to 50 nm and a rare earth element-doped nitride layer having the thickness of 0.1 to 2000 nm, which are different in local strain, are stacked once alternately, and

the threading dislocation density on the surface of the nitride semiconductor layer is not more than 10 6 cm −2 orders.

12. The nitride semiconductor substrate according to claim 11 , wherein

at least a part of the dislocations from the base material side is bent in the alternately stacked structure of the nitride semiconductor layers and disappears before reaching the surface.

13. The nitride semiconductor substrate according to claim 11 , wherein the nitride semiconductor layer is removed from the base material and is formed as a nitride semiconductor bulk substrate.

14. A nitride semiconductor substrate in which a nitride semiconductor layer is formed on a base material, wherein the nitride semiconductor layer has a super lattice structure where an undoped nitride layer having the thickness of 0.1 to 50 nm and a rare earth element-doped nitride layer having the thickness of 0.1 to 200 nm, which are different in local strain, are stacked alternately a plurality of times, and

the threading dislocation density on the surface of the nitride semiconductor layer is not more than 10 6 cm −2 orders.

15. A manufacturing method for a nitride semiconductor substrate in which a nitride semiconductor layer is formed on a base material, having

a step of forming an undoped nitride layer having the thickness of 0.1 to 50 nm to which the doping material is not doped by growing a crystal of GaN, InN or AlN or a mixed crystal of any two or more of them on the base material, and

a step of forming a rare earth element-doped nitride layer having the thickness of 0.1 to 2000 nm on the undoped nitride layer by growing a crystal of GaN, InN or AlN, or a mixed crystal of any two or more of them, and doping a rare earth element as a doping material so as to substitute Ga, In or Al; wherein

the two steps are conducted in a series of forming steps without taking it out of the reaction vessel under a temperature condition of 900 to 1200° C. by an organometallic vapor phase epitaxy.

16. The manufacturing method for a nitride semiconductor substrate according to claim 15 , wherein Eu is used as the rare earth element.

17. The manufacturing method for a nitride semiconductor substrate according to claim 16 , wherein Eu is provided from any one selected from Eu{N[Si(CH 3 ) 3 ] 2 } 3 , Eu(C 11 H 19 O 2 ) 3 and Eu[C 5 (CH 3 ) 4 (C 3 H 7 )] 2 .

18. The manufacturing method for a nitride semiconductor substrate according to claim 15 , wherein any one of sapphire, SiC, Si and GaN is used as the base material.

19. The manufacturing method for a nitride semiconductor substrate according to claim 15 which further comprises a step of removing the nitride semiconductor layer formed on the base material from the base material to obtain a nitride semiconductor bulk substrate.

20. A manufacturing method for a nitride semiconductor substrate in which a nitride semiconductor layer is formed on a base material, having

a step of forming an undoped nitride layer to which the doping material is not doped by growing a crystal of GaN, InN or AlN or a mixed crystal of any two or more of them on the base material, and

a step of forming a rare earth element-doped nitride layer having the thickness of 0.1 to 200 nm on the undoped nitride layer by growing a crystal of GaN, InN or AlN or a mixed crystal of any two or more of them, and doping a rare earth element as a doping material so as to substitute Ga, In or Al; wherein

the two steps are conducted in a series of forming steps without taking it out of the reaction vessel under a temperature condition of 900 to 1200° C. by an organometallic vapor phase epitaxy and are alternately repeated plural times.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2025
From: OSAKA UNIVERSITY
To: THE RITSUMEIKAN TRUST
Reel/Frame 070695/0551 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2019
From: FUJIWARA, YASUFUMI; ZHU, WANXIN; KOIZUMI, ATSUSHI; MITCHELL, BRANDON; GREGORKIEWICZ, TOM
To: OSAKA UNIVERSITY
Reel/Frame 049280/0152 →
Priority Claims (1)
JP JP2016-229410 · Nov 25, 2016 · national
Continuity (1)
Related Publication 20190280156A1 · Sep 12, 2019