IP Library Granted Patent US 11,387,130
Granted Patent B2
US 11,387,130 · App. 16/505,949 · Granted Jul 12, 2022

Substrate alignment systems and related methods

Inventors: Michael J. Seddon (Gilbert, AZ); Takashi Noma (Ota, JP)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L21/681H01L21/78H01L23/544H01L2223/54426
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,387,130
App. No.
16/505,949
Granted
Jul 12, 2022
Kind
B2
Abstract

Implementations of a method of making a plurality of alignment marks on a wafer may include: providing a wafer including an alignment feature on a first side of the wafer. The method may include aligning the wafer using a camera focused on the first side of the wafer. The wafer may be aligned using the alignment feature on the first side of the die. The wafer may also include creating a plurality of alignment marks on a second side of the wafer through lasering, sawing, or scribing.

Claims (36)

1. A method for making a plurality of alignment marks on a wafer, the method comprising:

providing a wafer comprising an alignment feature on a first side of the wafer the wafer comprising a thickness of 50 microns or less and a metal layer comprised on a second side of the wafer, the metal layer comprising a thickness of 10 microns or less;

aligning the wafer using an alignment tool focused on the first side of the wafer using the alignment feature; and

creating a plurality of alignment marks in the metal layer through one of lasering, sawing, or scribing;

wherein the plurality of alignment marks extend only partially into the thickness of the metal layer.

2. The method of claim 1 , wherein scribing further comprises using a scribe tool or a stylus.

3. The method of claim 1 , further comprising:

forming a groove in the thickness of the metal layer coupled to the second side of the wafer using one of lasering, sawing or scribing; and

singulating the wafer using one of lasering or sawing.

4. The method of claim 3 , wherein the metal layer comprises a thickness of 1 micron in the plurality of alignment marks after grooving.

5. The method of claim 3 , wherein grooving comprises using a laser and singulating comprises using the laser.

6. The method of claim 3 , wherein grooving comprises using a laser and singulating comprises using a saw.

7. The method of claim 3 , wherein the groove is formed only partially through the thickness of the metal layer.

8. The method of claim 1 , wherein the alignment tool is one of an infrared camera or a visible light camera.

9. A method for making a plurality of alignment marks on a wafer, the method comprising:

providing a wafer comprising an alignment feature, the alignment feature in a die street on a first side of the wafer between a plurality of active areas on a first side of the wafer and a metal layer on a second side of the wafer, the metal layer having a first thickness of 10 microns or less;

aligning the wafer using a camera and a plurality of alignment features;

creating a plurality of alignment marks in the metal layer through one of lasering, sawing, or scribing; and

thinning the first thickness of the metal layer to a second thickness in the alignment mark;

wherein a thickness of the wafer is 50 microns or less.

10. The method of claim 9 , singulating the wafer into a plurality of die with one of a laser, a saw, or a cutting tool.

11. The method of claim 9 , wherein the metal layer comprises copper.

12. The method of claim 9 , wherein scribing further comprises using a scribe tool or a stylus.

13. The method of claim 12 , wherein the second thickness is 1 micron in the plurality of alignment marks after thinning.

14. The method of claim 9 , wherein the camera is an infrared camera or a visible light camera.

15. A method for making a plurality of alignment marks on a wafer, the method comprising:

providing a wafer comprising a first side and a second side, wherein the first side comprises a plurality of die and one or more die streets between each of the plurality of die and the second side comprises a metal layer having a thickness of 10 microns or less;

aligning the wafer using a plurality of alignment features in two or more of the one or more die streets with an alignment camera;

creating one or more alignment marks in the metal layer through lasering, sawing, or scribing, wherein the one or more alignment marks correspond with the one or more of the plurality of alignment features;

grooving the one or more alignment marks with one of lasering, sawing or scribing; and

singulating the plurality of die by cutting the wafer with one of lasering, sawing or scribing;

wherein a thickness of the wafer is 50 microns or less.

16. The method of claim 15 , wherein the metal layer is copper.

17. The method of claim 15 , wherein the metal layer comprises a second thickness of 1 micron in a groove.

18. The method of claim 15 , wherein scribing further comprises one of using a scribe tool or a stylus.

19. The method of claim 15 , wherein the one or more alignment marks extend only partially into the thickness of the metal layer.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 051145, FRAME 0062 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064079/0474 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXCLUSION OF FAIRCHILD SEMICONDUCTOR CORPORATION OF CONVEYING PARTY PREVIOUSLY RECORDED ON REEL 051145 FRAME 0062. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Dec 3, 2019
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 051170/0781 →
SECURITY INTEREST Recorded Nov 26, 2019
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 051145/0062 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2019
From: SEDDON, MICHAEL J.; NOMA, TAKASHI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 049698/0217 →