IP Library Granted Patent US 10,970,207
Granted Patent B2
US 10,970,207 · App. 16/585,892 · Granted Apr 6, 2021

Storage system with interconnected solid state disks

Inventors: Peng Li (Beaverton, OR); Jawad B. Khan (Portland, OR); Sanjeev N. Trika (Portland, OR)
Assignee: Intel Corporation
G06F12/0692G05B19/045G11C7/1006
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,970,207
App. No.
16/585,892
Granted
Apr 6, 2021
Kind
B2
Abstract

An embodiment of a semiconductor package apparatus may include technology to provide a first interface between a first storage device and a host device, and provide a second interface directly between the first storage device and a second storage device. Other embodiments are disclosed and claimed.

Claims (39)

1. At least one non-transitory computer readable medium, comprising a set of instructions, which when executed by a computing device connected to at least one memory device, cause the computing device to:

determine if a connection with a memory device is available;

access a table to determine a receiver memory device to which to send one or more of data or command;

cause transmission of one or more of data or command to a destination memory device, the transmission to use a first path from a transmitter to the destination memory device, wherein the first path is to include the receiver memory device and the destination memory device or at least one memory device that is to forward the one or more of data or command to another memory device; and

based on an indication of the one or more of the data or command having not been received by a memory device in the first path, cause retransmission of one or more of the data or command using a second path, wherein the second path omits a non-responsive memory device, wherein the receiver memory device comprises an integrated component memory and switch device and wherein the at least one memory device comprises an integrated component memory and switch device.

2. The at least one computer-readable medium of claim 1 , wherein the command comprises a command to read or write data and an address.

3. The at least one computer-readable medium of claim 1 , wherein the table comprises a routing table that includes one or more of: a device identification (ID), a first peer connection, or a second peer connection.

4. The at least one computer-readable medium of claim 1 , wherein the non-responsive memory device comprises a device that has been removed or does not respond in an amount of time.

5. The at least one computer-readable medium of claim 1 , wherein the indication of the one or more of the data or the command having not been received by the memory device in the first path comprises failure to receive an acknowledgement message.

6. The computer-readable medium of claim 1 , wherein a memory device comprises byte-addressable memory.

7. The at least one computer-readable medium of claim 1 , wherein to forward the one or more of data or command to another memory device, the at least one memory device is to use a routing table to determine a next memory device to which to forward the one or more of data or command.

8. The at least one computer-readable medium of claim 1 , wherein to forward the one or more of data or command to another memory device, the at least one memory device is to use a routing table to determine a next memory device to which to forward the one or more of data or command and wherein retransmission of one or more of the data or command using a second path comprises the at least one memory device is to use the routing table to determine a next memory device to which to forward the one or more of data or command along the second path.

9. An apparatus comprising:

a processor and

an interface, the interface configured to:

determine if a connection with a memory device is available;

access a table to determine a receiver memory device to which to send one or more of data or command;

cause transmission of one or more of data or command to a destination memory device, the transmission to use a first path from a transmitter to the destination memory device, wherein the first path is to include the receiver memory device and the destination memory device or at least one memory device that is to forward the one or more of data or command to another memory device; and

based on an indication of the one or more of the data or command having not been received by a memory device in the first path, cause retransmission of one or more of the data or command using a second path, wherein the second path omits a non-responsive memory device, wherein the receiver memory device comprises an integrated component memory and switch device and wherein the at least one memory device comprises an integrated component memory and switch device.

10. The apparatus of claim 9 , wherein the command comprises a command to read or write data and an address.

11. The apparatus of claim 9 , wherein the table comprises a routing table that includes one or more of: a device identification (ID), a first peer connection, or a second peer connection.

12. The apparatus of claim 9 , wherein the non-responsive memory device comprises a device that has been removed or does not respond in an amount of time.

13. The apparatus of claim 9 , wherein the non-responsive memory device comprises a memory device and a switch device.

14. The apparatus of claim 9 , wherein the indication of the one or more of the data or the command having not been received by the memory device in the first path comprises failure to receive an acknowledgement message.

15. The apparatus of claim 9 , wherein a memory device comprises byte-addressable memory.

16. The apparatus of claim 9 , wherein to forward the one or more of data or command to another memory device, the at least one memory device is to use a routing table to determine a next memory device to which to forward the one or more of data or command.

17. The apparatus of claim 9 , wherein to forward the one or more of data or command to another memory device, the at least one memory device is to use a routing table to determine a next memory device to which to forward the one or more of data or command and wherein retransmission of one or more of the data or command using a second path comprises the at least one memory device is to use the routing table to determine a next memory device to which to forward the one or more of data or command along the second path.

18. A method comprising:

determining if a connection with a memory device is available;

accessing a table to determine a receiver memory device to which to send one or more of data or command;

causing transmission of one or more of data or command to a destination memory device, the transmission to use a first path from a transmitter to the destination memory device, wherein the first path is to include the receiver memory device and the destination memory device or at least one memory device that is to forward the one or more of data or command to another memory device; and

based on an indication of the one or more of the data or command having not been received by a memory device in the first path, causing retransmission of one or more of the data or command using a second path, wherein the second path omits a non-responsive memory device, wherein the receiver memory device comprises an integrated component memory and switch device and wherein the at least one memory device comprises an integrated component memory and switch device.

19. The method of claim 18 , wherein the command comprises a command to read or write data and an address.

20. The method of claim 18 , wherein the table comprises a routing table that includes one or more of: a device identification (ID), a first peer connection, or a second peer connection.

21. The method of claim 18 , wherein the non-responsive memory device comprises a device that has been removed or does not respond in an amount of time.

22. The method of claim 18 , wherein the indication of the one or more of the data or the command having not been received at the memory device in the first path comprises failure to receive an acknowledgement message.

23. The method of claim 18 , wherein a memory device comprises byte-addressable memory.

24. The method of claim 18 , wherein forward the one or more of data or command to another memory device comprises using a routing table to determine a next memory device to which to forward the one or more of data or command.

25. The method of claim 18 , wherein forward the one or more of data or command to another memory device comprises using a routing table to determine a next memory device to which to forward the one or more of data or command and wherein retransmission of one or more of the data or command using a second path comprises the at least one memory device using the routing table to determine a next memory device to which to forward the one or more of data or command along the second path.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072792/0592 →
Continuity (2)
Continuation 15721547 · Sep 29, 2017
Related Publication 20200097405A1 · Mar 26, 2020