IP Library › Granted Patent US 10,921,515
Granted Patent B2
US 10,921,515 · App. 16/681,372 · Granted Feb 16, 2021

Semiconductor device and method of manufacturing the same

Inventors: Yasutaka Nakashiba (Ibaraki, JP); Shinichi Watanuki (Ibaraki, JP); Tohru Kawai (Ibaraki, JP)
Assignee: RENESAS ELECTRONICS CORPORATION
G02B6/12G02B6/13G02F1/025G02B6/12004G02B6/4254G02B6/4283
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,921,515
App. No.
16/681,372
Granted
Feb 16, 2021
Kind
B2
Abstract

A semiconductor device includes a substrate having a first surface and a second surface that have top and back relation, an insulating layer formed on the first surface of the substrate, and an optical waveguide formed on the insulating layer and formed of a semiconducting layer. A first opening is formed on the second surface of the substrate. The first opening overlaps the optical waveguide in plan view.

Claims (48)

1. A semiconductor device comprising:

a substrate including a first surface and a second surface opposite the first surface;

an insulating layer formed on the first surface;

an optical waveguide formed on the insulating layer and formed of a semiconducting layer; and

a cover disposed on the second surface of the substrate such that the cover covers the first opening,

wherein a first opening is formed on the second surface,

wherein the optical waveguide overlaps the first opening in plan view, and

wherein an inert gas is contained in the first opening.

2. The semiconductor device according to claim 1 , wherein the first opening penetrates through the substrate.

3. The semiconductor device according to claim 2 ,

wherein a second opening is formed on the insulating layer,

wherein the second opening penetrates through the insulating layer such that the second opening communicates with the first opening, and

wherein the optical waveguide is exposed to inside of the first opening and the second opening.

4. The semiconductor device according to claim 1 , wherein the inert gas is at least one selected from the group consisting of argon and nitrogen.

5. The semiconductor device according to claim 1 , wherein dry air is contained in the first opening.

6. The semiconductor device according to claim 1 , wherein the cover is a glass substrate or silicon substrate.

7. The semiconductor device according to claim 1 , wherein a thickness of the insulating layer is 100 nm or more and 500 nm or less.

8. The semiconductor device according to claim 1 , wherein the optical waveguide is a portion of an optical modulator for modulating a phase of light passing through the optical waveguide.

9. The semiconductor device according to claim 1 ,

wherein the semiconductor device comprises a plurality of the optical waveguides, and

wherein the plurality of the optical waveguides overlaps the first opening in plan view.

10. The semiconductor device according to claim 1 , comprising a protective film formed on the substrate, the protective film having a pad opening formed therein,

wherein the pad opening is formed at a position differing from the first opening in plan view.

11. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor wafer, the semiconductor wafer comprising:

a substrate having a first surface and a second surface opposite the first surface;

an insulating layer formed on the first surface; and

an optical waveguide formed of a semiconductor layer and formed on the insulating layer;

forming a wiring layer on the semiconductor wafer;

forming a first opening on the second surface so as to overlap the optical waveguide in plan view after the forming the wiring layer; and

disposing a cover over the substrate so as to cover the first opening,

wherein, in disposing the cover, the cover is disposed on the substrate in an atmosphere containing an inert gas and is fixed to the substrate.

12. The method of manufacturing the semiconductor device according to claim 11 , wherein, in forming the first opening, a penetrating portion is formed as the first opening in the substrate so as to expose the insulating layer.

13. The method of manufacturing the semiconductor device according to claim 11 , comprising forming a second opening penetrating through the insulating layer so as to communicate with the first opening.

14. The method of manufacturing the semiconductor device according to claim 11 , wherein the inert gas is at least one selected from the group consisting of argon and nitrogen.

15. A method of manufacturing a semiconductor device, the method comprising:

providing a semiconductor wafer, the semiconductor wafer comprising:

a substrate having a first surface and a second surface opposite the first surface;

an insulating layer formed on the first surface; and

an optical waveguide formed of a semiconductor layer and formed on the insulating layer;

forming a wiring layer on the semiconductor wafer;

forming a first opening on the second surface so as to overlap the optical waveguide in plan view after forming the wiring layer; and

disposing a cover over the substrate so as to cover the first opening,

wherein, in disposing the cover, the cover is disposed on the substrate in an atmosphere containing a dry air and is fixed to the substrate.

16. The semiconductor device according to claim 8 , comprising:

a wiring layer formed on the first surface of the substrate, the wiring layer comprising a wiring electrically connected with the optical modulator; and

a protective film formed on the wiring layer, the protective film having a pad opening exposing a portion of the wiring layer,

wherein the pad opening is formed on the protective film without overlapping the first opening in plan view.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 13, 2019
From: NAKASHIBA, YASUTAKA; WATANUKI, SHINICHI; KAWAI, TOHRU
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 050993/0756 →
Priority Claims (1)
JP 2018-232160 · Dec 12, 2018 · national
Continuity (1)
Related Publication 20200192039A1 · Jun 18, 2020
Cited By (1)
US 12,230,570