IP Library Granted Patent US 11,784,118
Granted Patent B2
US 11,784,118 · App. 16/723,901 · Granted Oct 10, 2023

On-die termination (ODT) circuit configurable with via layer to support multiple standards

Inventors: Eah Loon Alan Chuah (Tanjung Tokong, MY); Ting Ting Au (Bayan Lepas, MY)
Assignee: INTEL CORPORATION
H01L23/5226H01L21/0274H01L21/76802H01L21/76877H01L23/525H01L23/62H03K19/0005
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,784,118
App. No.
16/723,901
Granted
Oct 10, 2023
Kind
B2
Abstract

An integrated circuit device with a single via layer, in which the via layer includes selectable via sites and/or jumpers. The selectable via sites and/or placement of jumpers may be used to configure and interconnect components and circuitry between distinct layers of multilayer circuits. In some implementations, selectively enabling via sites by filling via openings and/or using jumpers may implement a single-ended termination circuit with a first via configuration, a Thevenin termination circuit with a second via configuration, and/or a differential termination circuit with a third configuration.

Claims (29)

1. An integrated circuit device comprising:

a termination circuit; and

a via layer that, based on a via configuration of the via layer, causes the termination circuit of the integrated circuit device to function as:

one or more pull-up termination to power rail circuits in a first via configuration;

one or more pull-down termination to ground circuits in a second via configuration;

a Thevenin termination circuit in a third via configuration;

a differential termination circuit in a fourth via configuration; and

a voltage overstress protection circuit in a fifth via configuration.

2. The integrated circuit device of claim 1 , wherein the termination circuit comprises a plurality of resistors, a plurality of transistors, or any combination thereof.

3. The integrated circuit device of claim 2 , wherein the integrated circuit device is configured to operate using multiple power supply values, wherein the multiple power supply values comprise at least a voltage greater than a voltage threshold for the plurality of transistors.

4. The integrated circuit device of claim 1 , wherein the first via configuration comprises a first configuration of via sites in the via layer, the second via configuration comprises a second configuration of the via sites in the via layer, the third via configuration comprises a third configuration of the via sites in the via layer, the fourth via configuration comprises a fourth configuration of the via sites in the via layer, and the fifth via configuration comprises a fifth configuration of the via sites in the via layer, and wherein the first via configuration of the via sites, the second via configuration of the via sites, the third via configuration of the via sites, the fourth via configuration of the via sites, and the fifth via configuration of the via sites, are different.

5. The integrated circuit device of claim 1 , wherein the via layer comprises a plurality of vertical segments, a plurality of horizontal segments, or any combination thereof.

6. The integrated circuit device of claim 5 , wherein the plurality of vertical segments, the plurality of horizontal segments, or any combination thereof, are connected using one or more jumpers.

7. The integrated circuit device of claim 6 , wherein the jumpers allow reconfiguring the via layer, and wherein the reconfiguring results in connecting or disconnecting a plurality of transistors of the termination circuit, a plurality of resistors of the termination circuit, or any combination thereof, based on the reconfiguration of the via layer.

8. The integrated circuit device of claim 1 , wherein the via layer is associated with a single photomask.

9. The integrated circuit device of claim 1 , wherein the integrated circuit device comprises a multiplexer circuit, wherein the multiplexer circuit allows a dynamic configuration of the first via configuration, the second via configuration, the third via configuration, the fourth via configuration, or the fifth via configuration.

10. A configurable circuit, comprising:

a circuit comprising a plurality of resistors, a plurality of transistors, or any combination thereof; and

a plurality of vias connected to at least a portion of the circuit to implement:

when configured in a first via configuration, a single-ended termination circuit;

when configured in a second via configuration, a Thevenin termination circuit;

when configured in a third via configuration, a differential termination circuit; and

when configured in a fourth via configuration, a voltage overstress protection circuit.

11. The configurable circuit of claim 10 , wherein the configurable circuit is configured to operate using multiple power supply values, wherein the multiple power supply values comprise at least a voltage greater than a voltage threshold for the plurality of transistors.

12. The configurable circuit of claim 10 , wherein the single-ended termination circuit includes a pull-up termination to power rail circuit.

13. The configurable circuit of claim 10 , wherein the single-ended termination circuit includes a pull-down termination to ground circuit.

14. The configurable circuit of claim 10 , wherein the single-ended termination circuit includes a pull-up termination to power rail circuit and a pull-down termination to ground circuit.

15. The configurable circuit of claim 10 , wherein the plurality of vias comprises a plurality of vertical segments, a plurality of horizontal segments, or any combination thereof.

16. The configurable circuit of claim 15 , wherein the plurality of vertical segments, the plurality of horizontal segments, or any combination thereof, are connected using one or more jumpers.

Assignments (3)
SECURITY INTEREST Recorded Sep 12, 2025
From: ALTERA CORPORATION
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 073431/0309 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2024
From: INTEL CORPORATION
To: ALTERA CORPORATION
Reel/Frame 066353/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2020
From: CHUAH, EAH LOON ALAN; AU, TING TING
To: INTEL CORPORATION
Reel/Frame 051549/0090 →