IP Library › Granted Patent US 11,157,180
Granted Patent B2
US 11,157,180 · App. 16/799,894 · Granted Oct 26, 2021

Computing systems including storage devices controlled by hosts

Inventors: Jin-Hee Ma (Seoul, KR); Sungkug Cho (Hwaseong-si, KR); Sang-Hoon Choi (Seoul, KR)
G06F3/0619G06F3/0655G06F3/0659G06F3/0688G06F12/0246G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,157,180
App. No.
16/799,894
Granted
Oct 26, 2021
Kind
B2
Abstract

Disclosed is a computing system which includes a storage device and a host. The storage device may include a nonvolatile memory, and the host may control the storage device based on a physical address of the nonvolatile memory and may send an asynchronous event request command to the storage device. The storage device may monitor the nonvolatile memory and may send an asynchronous event request corresponding to the asynchronous event request command to the host based on the monitoring result. The asynchronous event request may include requesting another command from the host based on the monitoring result. In some aspects, the host may send an erase command for erasing to erase a selected memory block of the nonvolatile memory to the storage device. In response, the storage device may send an erase pass response or an erase delay violation response to the host in response to the erase command.

Claims (29)

1. A storage device comprising:

a nonvolatile memory; and

a controller configured to receive a first command from an external device, to send a delay violation response to the external device, to receive an asynchronous event request command for requesting an operation, to send an asynchronous event request to the external device, and to receive again the first command from the external device,

wherein the controller is configured to perform the operation after the controller receives again the first command from the external device.

2. The storage device of claim 1 , wherein the first command is a read command, a write command, an erase command, a reclaim command, a garbage collection command, or a copy-back command.

3. The storage device of claim 1 , wherein the asynchronous event request indicates a potential or an actual occurrence of an error.

4. The storage device of claim 1 , wherein the storage device is configured to communicate with the external device using a PCIe-based NVMe interface.

5. The storage device of claim 1 , wherein the controller is configured to receive the asynchronous event request command for requesting an erase operation on a specific memory block of the nonvolatile memory.

6. The storage device of claim 1 , wherein the controller is configured to send a pass response to the external device.

7. The storage device of claim 1 , wherein the controller is configured to send response information indicating an address, a number of erroneous data bits, and/or an erase count of a potential error.

8. A storage device comprising:

a nonvolatile memory; and

a controller configured to receive from an external device an asynchronous event request command for requesting an operation, to monitor the nonvolatile memory, to send an asynchronous event request based on a monitoring result to the external device, and to receive an information request command requesting information about at least a portion of the nonvolatile memory having an error corresponding to the asynchronous event request,

wherein the controller is configured to perform the operation based on a first command received from the external device.

9. The storage device of claim 8 , wherein the first command is associated with a reliability of the nonvolatile memory to perform a reclaim operation, an error correction operation, a garbage collection operation, or a copy-back operation.

10. The storage device of claim 8 , wherein the asynchronous event request indicates a potential or an actual occurrence of the error.

11. The storage device of claim 8 , wherein the controller is configured to send a delay violation response to the external device.

12. The storage device of claim 8 , wherein the controller is configured to receive the asynchronous event request command for requesting an erase operation.

13. The storage device of claim 8 , wherein the controller is configured to send a pass response to the external device.

14. The storage device of claim 8 , wherein the controller is configured to send a response information indicating an address, a number of erroneous data bits, and/or an erase count of a potential error.

15. A storage device comprising:

a nonvolatile memory; and

a controller configured to receive from an external device a first asynchronous event request command for requesting an operation, to monitor the nonvolatile memory, to send a first asynchronous event request based on a first monitoring result to the external device, to receive a second asynchronous event request command, to send a second asynchronous event request based on a second monitoring result, and to receive an information request command requesting information corresponding to the second asynchronous event request,

wherein the controller is configured to perform the operation based on a first command received from the external device.

16. The storage device of claim 15 , wherein the first command is a read command, a write command, an erase command, a reclaim command, a garbage collection command, or a copy-back command.

17. The storage device of claim 15 , wherein the controller is configured to receive the second asynchronous event request command after sending the first monitoring result.

18. The storage device of claim 15 , wherein the information request command includes requesting information about at least a portion of the nonvolatile memory having an error.

19. The storage device of claim 15 , wherein the controller is configured to send response information indicating an address, a number of erroneous data bits, and/or an erase count of a potential error.

20. The storage device of claim 15 , wherein the first asynchronous event request indicates a potential or an actual occurrence of an error.

Priority Claims (1)
KR 10-2016-0124781 · Sep 28, 2016 · national
Continuity (2)
Division 15605968 · May 26, 2017
Related Publication 20200192584A1 · Jun 18, 2020