IP Library Granted Patent US 11,101,198
Granted Patent B2
US 11,101,198 · App. 16/804,662 · Granted Aug 24, 2021

Semiconductor die package including a one-body clip

Inventors: Seungwon Im (Bucheon-si, KR); Joonseo Son (Seoul, KR); Oseob Jeon (Seoul, KR)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/49517H01L23/3107H01L23/3121H01L23/3735H01L23/38H01L23/4093H01L23/4334H01L23/49524H01L23/49562H01L23/49575H01L2224/0603H01L2224/40245H01L2224/48247H01L2225/06513H01L2924/00014H01L2924/1033H01L2924/10253H01L2924/10272H01L2924/1305H01L2924/13055H01L2924/13091H01L2924/1433H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,101,198
App. No.
16/804,662
Granted
Aug 24, 2021
Kind
B2
Abstract

In one general aspect, an apparatus can include a semiconductor die, a substrate, and a leadframe coupled to the substrate and defining an opening. The apparatus can include a one-body clip having a first portion disposed within the opening and coupled to the semiconductor die. The one-body clip can have a second portion disposed within the same opening and coupled to the substrate.

Claims (37)

1. An apparatus, comprising:

a semiconductor die;

a substrate, the semiconductor die having a bottom surface coupled to the substrate;

a leadframe coupled to the substrate and defining an opening; and

a one-body clip having a first portion disposed within the opening and coupled to a top surface of the semiconductor die, the one-body clip having a second portion disposed within the same opening and coupled to the substrate.

2. The apparatus of claim 1 , wherein the leadframe defines at least a portion of a power terminal.

3. The apparatus of claim 2 , wherein the semiconductor die is located within the opening of the leadframe and separated from the leadframe defining the at least the portion of the power terminal.

4. The apparatus of claim 1 , wherein the opening of the leadframe surrounds at least a portion of the first portion of the one-body clip.

5. The apparatus of claim 1 , wherein the semiconductor die has an outer profile smaller than and disposed within a shape of the opening of the leadframe.

6. The apparatus of claim 1 , wherein a portion of the leadframe is cut from the leadframe to define the one-body clip.

7. The apparatus of claim 1 , wherein the one-body clip has a recess disposed between the first portion and the second portion.

8. The apparatus of claim 1 , wherein the leadframe defines a recess, the leadframe is not contacted on both sides of the recess to the substrate.

9. The apparatus of claim 1 , wherein the one-body clip defines a recess having a profile different from a profile of a recess defined by the leadframe.

10. The apparatus of claim 1 , wherein the substrate includes a dielectric layer disposed between a first metal layer and a second metal layer, the leadframe being coupled to the first metal layer.

11. The apparatus of claim 1 , wherein the semiconductor die is a first semiconductor die,

the apparatus further comprising a second semiconductor die, the second semiconductor die being disposed between a portion of the leadframe and the substrate, the first portion of the one-body clip is aligned within a same plane as the portion of the leadframe.

12. The apparatus of claim 1 , further comprising:

a molding layer encapsulating the semiconductor die.

13. The apparatus of claim 1 , wherein the opening has a least four sides around the one-body clip.

14. An apparatus, comprising:

a first semiconductor die;

a second semiconductor die;

a substrate, the first semiconductor die having a bottom surface coupled to the substrate;

a leadframe having a portion coupled to the substrate and to the second semiconductor die; and

a one-body clip coupled to a top surface of the first semiconductor die and a top surface of the substrate through an opening in the leadframe such that a first portion of the one-body clip coupled to the first semiconductor die is disposed in a first portion of the opening and a second portion of the one-body clip coupled to the substrate is disposed in a second portion of the opening.

15. The apparatus of claim 14 , wherein the leadframe defines at least a portion of a power terminal.

16. The apparatus of claim 14 , wherein the first and second portions of the one-body clip are insulated from the leadframe and separated from the leadframe by the opening.

17. The apparatus of claim 14 , wherein the first semiconductor die coupled to a bottom side of the first portion of the one-body clip, the second semiconductor die is coupled to a bottom side of the portion of the leadframe.

18. The apparatus of claim 14 , wherein the substrate includes a dielectric layer disposed between a first metal layer and a second metal layer.

19. The apparatus of claim 14 , wherein the substrate includes a dielectric layer encapsulated within a molding layer.

20. An apparatus, comprising:

a semiconductor die;

a substrate, the semiconductor die having a bottom surface coupled to the substrate;

a leadframe coupled to the substrate, the leadframe including an opening; and

a one-body clip having a first portion, a second portion, and a recess disposed between the first portion and the second portion,

the first portion of the one-body clip being disposed within the opening and coupled to top surface of the semiconductor die, the one-body clip having the second portion disposed within the opening and coupled to the substrate.

21. The apparatus of claim 20 , wherein the leadframe defines a recess, the recess of the one-body clip has a profile different from a profile of the recess defined by the leadframe.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 052656, FRAME 0842 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064080/0149 →
SECURITY INTEREST Recorded May 13, 2020
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 052656/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2020
From: IM, SEUNGWON; JEON, OSEOB; SON, JOONSEO
To: FAIRCHILD KOREA SEMICONDUCTOR LTD.
Reel/Frame 051963/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2020
From: FAIRCHILD KOREA SEMICONDUCTOR LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 052049/0580 →