IP Library Granted Patent US 11,373,963
Granted Patent B2
US 11,373,963 · App. 16/844,941 · Granted Jun 28, 2022

Protective elements for bonded structures

Inventors: Javier A. DeLaCruz (San Jose, CA); Belgacem Haba (Saratoga, CA); Rajesh Katkar (San Jose, CA)
Assignee: Invensas Bonding Technologies, Inc.
H01L23/573H01L22/34H01L23/528H01L23/562H01L24/05H01L24/08H01L24/27H01L24/29H01L24/32H01L24/48H01L24/73H01L24/83H01L24/49H01L2224/08237H01L2224/29082H01L2224/29187H01L2224/32225H01L2224/48091H01L2224/48106H01L2224/48225H01L2224/49171H01L2224/73215
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,373,963
App. No.
16/844,941
Granted
Jun 28, 2022
Kind
B2
Abstract

A bonded structure is disclosed. The bonded structure can include a semiconductor element comprising active circuitry. The bonded structure can include a protective element directly bonded to the semiconductor element without an adhesive along a bonding interface. The protective element can include an obstructive material disposed over at least a portion of the active circuitry. The obstructive material can be configured to obstruct external access to the active circuitry. The bonded structure can include a disruption structure configured to disrupt functionality of the at least a portion of the active circuitry upon debonding of the protective element from the semiconductor element.

Claims (33)

1. A bonded structure comprising:

a semiconductor element comprising active circuitry and a first bonding layer;

an obstructive element comprising a second bonding layer directly bonded to the first bonding layer of the semiconductor element without an adhesive along a bonding interface, the obstructive element including an obstructive material disposed over at least a portion of the active circuitry, the obstructive material configured to obstruct external access to the active circuitry; and

a disruption structure comprising an etch pathway through a portion of the semiconductor element, the disruption structure configured to disrupt functionality of the at least a portion of the active circuitry upon debonding of the obstructive element from the semiconductor element from a selective etch of one or more of the first and second bonding layers.

2. The bonded structure of claim 1 , wherein the obstructive material is positioned at a distance less than 10 microns from the bonding interface.

3. The bonded structure of claim 1 , wherein the first and second bonding layers comprise silicon oxide.

4. The bonded structure of claim 1 , further comprising one or more intermediate layers between the first bonding layer and the active circuitry, the one or more intermediate layers comprising circuitry, the etch pathway extending through at least a portion of the one or more intermediate layers.

5. The bonded structure of claim 4 , wherein the one or more intermediate layers includes a blocking layer, one or more openings formed in the blocking layer, the blocking extending through the one or more openings.

6. The bonded structure of claim 5 , wherein one or more openings in the blocking layer comprises the material of the first bonding layer.

7. The bonded structure of claim 5 , wherein the blocking layer comprises silicon nitride.

8. The bonded structure of claim 1 , further comprising a first plurality of contact pads in the first bonding layer and a second plurality of contact pads in the second bonding layer, the first plurality of contact pads directly bonded to the second plurality of contact pads.

9. The bonded structure of claim 8 , further comprising a first blocking layer in the first bonding layer and an anchor material layer in the second bonding layer, the first blocking layer having one or more openings therethrough.

10. The bonded structure of claim 9 , wherein the second plurality of contact pads are at least partially embedded in the anchor material layer.

11. The bonded structure of claim 8 , wherein at least one contact pad is connected to a monitoring circuit to monitor connectivity of the directly bonded first and second pluralities of contact pads.

12. The bonded structure of claim 8 , wherein at least two or more of the second plurality of contact pads are electrically connected.

13. The bonded structure of claim 1 , wherein the disruption structure further comprises a conductive trace configured to detect whether the obstructive element has been debonded from the semiconductor element.

14. The bonded structure of claim 1 , wherein the obstructive material is patterned to expose portions of the semiconductor element, the etch pathway extending through the exposed portions.

15. The bonded structure of claim 1 , wherein a first hardness of the obstructive material is greater than a second hardness of the semiconductor element or a third hardness of the material at the bonding interface.

16. The bonded structure of claim 1 , wherein the obstructive material comprises a light-blocking material configured to block light at near infrared (NIR) wavelengths.

17. A bonded structure comprising:

a semiconductor element comprising active circuitry and a first bonding layer;

an obstructive element comprising a second bonding layer directly bonded to the first bonding layer of the semiconductor element without an adhesive along a bonding interface, the obstructive element including an obstructive material disposed over at least a portion of the active circuitry, the obstructive material configured to obstruct external access to the active circuitry; and

an etch pathway through a portion of the semiconductor element, the etch pathway configured to disrupt functionality of the at least a portion of the active circuitry while debonding of the obstructive element from the semiconductor element from a selective etch of one or more of the first and second bonding layers.

18. The bonded structure of claim 17 , wherein the obstructive material is positioned at a distance less than 10 microns from the bonding interface.

19. The bonded structure of claim 17 , wherein the obstructive material comprises a destructive material having a hardness in a range of 13 GPa to 150 GPa.

20. The bonded structure of claim 17 , further comprising one or more intermediate layers between the first bonding layer and the active circuitry, the one or more intermediate layers comprising circuitry, the etch pathway extending through at least a portion of the one or more intermediate layers.

21. The bonded structure of claim 20 , wherein the one or more intermediate layers includes a blocking layer, one or more openings formed in the blocking layer, the etch pathway extending through the one or more openings.

22. The bonded structure of claim 21 , wherein the blocking layer comprises silicon nitride.

23. The bonded structure of claim 21 , further comprising a plurality of dielectric layers separated by a plurality of blocking layers, the plurality of dielectric layers comprising a same material as the first bonding layer.

24. The bonded structure of claim 20 , further comprising a first plurality of contact pads in the first bonding layer and a second plurality of contact pads in the second bonding layer, the first plurality of contact pads directly bonded to the second plurality of contact pads.

25. The bonded structure of claim 24 , further comprising a first blocking layer in the first bonding layer and an anchor material layer in the second bonding layer, the first blocking layer having one or more openings therethrough, and wherein the second plurality of contact pads are at least partially embedded in the anchor material layer.

26. The bonded structure of claim 24 , wherein at least one contact pad is connected to a monitoring circuit to monitor connectivity of the directly bonded first and second pluralities of contact pads.

27. The bonded structure of claim 17 , wherein the obstructive material is patterned to expose portions of the semiconductor element, the etch pathway extending through the exposed portions.

Assignments (3)
CHANGE OF NAME Recorded Oct 20, 2025
From: INVENSAS BONDING TECHNOLOGIES, INC.
To: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.
Reel/Frame 073173/0300 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2020
From: DELACRUZ, JAVIER A.; HABA, BELGACEM; KATKAR, RAJESH
To: INVENSAS BONDING TECHNOLOGIES, INC.
Reel/Frame 052880/0396 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
Cited By (10)
US 12,557,615 US 12,563,749 US 12,591,005 US 12,598,962 US 12,640,483 US 12,667,031 US 12,696,816 US 12,713,942 US 12,713,943 US 12,713,983