IP Library Granted Patent US 10,916,688
Granted Patent B2
US 10,916,688 · App. 16/900,538 · Granted Feb 9, 2021

Eutectic electrode structure of flip-chip LED chip and flip-chip LED chip

Inventors: Anhe He (Xiamen, CN); Suhui Lin (Xiamen, CN); Jiansen Zheng (Xiamen, CN); Kangwei Peng (Xiamen, CN); Xiaoxiong Lin (Xiamen, CN); Chenke Hsu (Xiamen, CN)
Assignee: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
H01L33/62H01L24/13H01L24/14H01L33/40H01L24/06H01L24/16H01L24/81H01L2224/0401H01L2224/06102H01L2224/13006H01L2224/13011H01L2224/13016H01L2224/13017H01L2224/13018H01L2224/13019H01L2224/13082H01L2224/14051H01L2224/16227H01L2224/48506H01L2224/80805H01L2224/81191H01L2224/81805H01L2225/06513H01L2924/12041H01L2924/37001H01L2933/0016
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,916,688
App. No.
16/900,538
Granted
Feb 9, 2021
Kind
B2
Abstract

A light emitting diode includes: a light emitting structure including a first semiconductor layer, a light emitting layer, a second semiconductor layer; a first metal layer arranged on at least a portion of the first semiconductor layer and in contact with the first semiconductor layer; and an electrode layer arranged over the light emitting structure, and having a first electrode layer and a second electrode layer. The first electrode layer is electrically coupled to the first and second semiconductor layers; the second electrode layer is configured for bonding with a package substrate, and includes a first and second bonding regions; the first bonding region is electrically coupled to the first semiconductor layer; the second bonding region is electrically coupled to the second semiconductor layer; and the first metal layer is not overlapped with the first bonding region of the second bonding region in a vertical direction.

Claims (34)

1. A light emitting diode, comprising:

a light emitting structure including a first semiconductor layer, a light emitting layer arranged on at least part of the first semiconductor layer, a second semiconductor layer arranged on the light emitting layer;

a first metal layer arranged on at least part of the first semiconductor layer and contact with the first semiconductor layer; and

an electrode layer arranged over the second semiconductor layer, and has a bonding region is available for bonding with a package substrate, wherein the bonding region includes a first bonding region electrically connected to the first semiconductor layer and a second bonding region electrically connected to the second semiconductor layer; and the first metal layer is not overlapped with first bonding region or the second bonding region in a vertical direction.

2. A light emitting diode, comprising:

a light emitting structure including a first semiconductor layer, a light emitting layer arranged on at least part of the first semiconductor layer, a second semiconductor layer arranged on the light emitting layer, wherein the light emitting structure has a portion of defect region arranged in the second semiconductor layer, and extending downward to the first semiconductor layer to expose part of the first semiconductor layer, a first metal layer arranged on the portion of defect region; and

an electrode layer arranged over the second semiconductor layer, and has a bonding region is available for bonding with a package substrate, wherein the bonding region includes a first bonding region electrically connected to the first semiconductor layer and a second bonding region electrically connected to the second semiconductor layer, and the portion of defect region is not overlapped with the first bonding region or the second bonding region in a vertical direction.

3. The light emitting diode of claim 2 , wherein the light emitting structure has a surface distal from the first semiconductor layer in vertical direction which having a first region and a second region, the first bonding region of a second electrode layer is arranged on the first region, the second bonding region of the second electrode layer is arranged on the second region.

4. The light emitting diode of claim 3 , further comprising a second metal layer arranged on the second semiconductor layer having one part corresponding to the first region of the surface and an extension portion extending from the second region of the surface to the first region of the surface, and the extension portion is not overlapped with the first bonding region of the second electrode layer in vertical direction.

5. The light emitting diode of claim 3 , further comprising a first metal layer having one part arranged on the first semiconductor layer corresponding to the first region of the surface and an extension portion extending from the first region of the surface to the second region of the surface, and the extension portion is not overlapped with the second bonding region of the second electrode layer in vertical direction.

6. The light emitting diode of claim 3 , further comprising a first metal layer arranged on the portion of defect region, which having one part corresponding to the first region of the surface, and another part corresponding to the second region of the surface.

7. The light emitting diode of claim 3 , further comprising a second metal layer arranged on the second semiconductor layer having one part is corresponding to the first region of the surface, but is not overlapped with first the bonding region of the second electrode layer in vertical direction.

8. The light emitting diode of claim 7 , wherein the second metal layer has another one part corresponding to the second region of the surface, but is not overlapped with the second bonding region of the second electrode layer in the vertical direction.

9. A light emitting diode, comprising:

a light emitting structure including a first semiconductor layer, a light emitting layer arranged on at least part of the first semiconductor layer, a second semiconductor layer arranged on the light emitting layer;

a first metal layer arranged on at least a portion of the first semiconductor layer and in contact with the first semiconductor layer; and

an electrode layer arranged over the light emitting structure, and having a first electrode layer and a second electrode layer,

wherein:

the first electrode layer is electrically coupled to the first semiconductor layer and the second semiconductor layer;

the second electrode layer is configured for bonding with a package substrate, and includes a first bonding region and a second bonding region;

the first bonding region is electrically coupled to the first semiconductor layer;

the second bonding region is electrically coupled to the second semiconductor layer; and

the first metal layer is not overlapped with the first bonding region or the second bonding region in a vertical direction.

10. The light emitting diode of claim 9 , wherein the second metal layer is not overlapped with the first bonding region or the second bonding region in the vertical direction.

11. The light emitting diode of claim 9 , further comprising a second metal layer arranged on at least of the second semiconductor layer and contact the second semiconductor layer.

12. The light emitting diode of claim 9 , wherein the light emitting structure has a portion of defect region arranged in the second semiconductor layer, and extending downward to the first semiconductor layer to expose part of the first semiconductor layer, the first metal layer arranged on the portion of defect region.

13. The light emitting diode of claim 12 , wherein the portion of defect region is not overlapped with the first bonding region or the second bonding region in the vertical direction.

14. The light emitting diode of claim 9 , wherein the light emitting structure has a surface distal from the first semiconductor layer in a vertical direction and having a first region and a second region, the first bonding region of the second electrode layer is arranged on the first region, the second bonding region of the second electrode layer is arranged on the second region.

15. The light emitting diode of claim 14 , wherein the first metal layer having one part arranged on the first semiconductor layer corresponding to the first region of the surface and an extension portion extending from the first region of the surface to the second region of the surface, and the extension portion is not overlapped with the second bonding region of the second electrode layer in the vertical direction.

16. The light emitting diode of claim 14 , wherein, further comprising a second metal layer arranged on the second semiconductor layer having one part corresponding to the first region of the surface and an extension portion extending from the second region of the surface to the first region of the surface, and the extension portion is not overlapped with the first bonding region of the second electrode layer in the vertical direction.

17. The light emitting diode of claim 14 , further comprising a second metal layer arranged on the second semiconductor layer having one part is corresponding to the first region of the surface, but is not overlapped with first the bonding region of the second electrode layer in the vertical direction.

18. The light emitting diode of claim 17 , wherein the second metal layer has another one part corresponding to the second region of the surface, but is not overlapped with the second bonding region of the second electrode layer in the vertical direction.

19. The light emitting diode of claim 14 , wherein the first metal layer having one part arranged on the first semiconductor layer corresponding to the second region of the surface, but is not overlapped with the second bonding region of the second electrode layer in the vertical direction.

20. The light emitting diode of claim 19 , wherein, the first metal layer has another one part arranged on the first semiconductor layer corresponding to the first region of the surface, but is not overlapped with the first bonding region of the second electrode layer in the vertical direction.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2023
From: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
To: QUANZHOU SANAN SEMICONDUCTOR TECHNOLOGY CO., LTD.
Reel/Frame 065302/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2020
From: HE, ANHE; LIN, SUHUI; ZHENG, JIANSEN; PENG, KANGWEI; LIN, XIAOXIONG; HSU, CHENKE
To: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 052931/0902 →
Priority Claims (1)
CN 2015 1 0655970 · Oct 13, 2015 · national
Continuity (4)
Continuation 16409090 · May 10, 2019
Continuation 15853845 · Dec 24, 2017
Continuation PCTCN2016097758 · Sep 1, 2016
Related Publication 20200313059A1 · Oct 1, 2020