IP Library Granted Patent US 11,728,233
Granted Patent B2
US 11,728,233 · App. 16/941,847 · Granted Aug 15, 2023

Chip package structure with ring structure and method for forming the same

Inventors: Shu-Shen Yeh (Taoyuan, TW); Po-Yao Lin (Zhudong Township, Hsinchu County, TW); Shin-Puu Jeng (Hsinchu, TW); Po-Chen Lai (Hsinchu County, TW); Kuang-Chun Lee (New Taipei, TW); Che-Chia Yang (Taipei, TW); Chin-Hua Wang (New Taipei, TW); Yi-Hang Lin (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L23/24H01L23/3128H01L23/49816H01L23/49833H01L24/16H01L25/0655H01L25/18H01L25/50H01L2224/16227H01L2224/17181H01L2224/73204H01L2224/97H01L2924/15311
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,728,233
App. No.
16/941,847
Granted
Aug 15, 2023
Kind
B2
Abstract

A method for forming a chip package structure is provided. The method includes disposing a first chip structure and a second chip structure over a wiring substrate. The first chip structure is spaced apart from the second chip structure by a gap. The method includes disposing a ring structure over the wiring substrate. The ring structure has a first opening, the first chip structure and the second chip structure are in the first opening, the first opening has a first inner wall, the first inner wall has a first recess, and the gap extends toward the first recess.

Claims (30)

1. A method for forming a chip package structure, comprising:

disposing a first chip structure and a second chip structure over a wiring substrate, wherein the first chip structure is spaced apart from the second chip structure by a gap;

forming an adhesive layer over the wiring substrate; and

disposing a ring structure over the wiring substrate, wherein the ring structure has a first opening, the first chip structure and the second chip structure are in the first opening, the first opening has a first inner wall, the first inner wall has a first recess, the gap extends toward the first recess, the ring structure is over the adhesive layer, the adhesive layer has a second opening under the first opening, the second opening has a second inner wall, and the second inner wall has a second recess under the first recess.

2. The method for forming the chip package structure as claimed in claim 1 , wherein the disposing of the first chip structure and the second chip structure over the wiring substrate comprises:

disposing a package over the wiring substrate, wherein the package comprises a redistribution structure, the first chip structure, the second chip structure, and an underfill layer over the redistribution structure, and the underfill layer is in the gap and between the first chip structure and the redistribution structure and between the second chip structure and the redistribution structure.

3. The method for forming the chip package structure as claimed in claim 1 , wherein the first recess and the second recess have a substantially same width.

4. The method for forming the chip package structure as claimed in claim 1 , wherein the second recess is wider than the first recess.

5. The method for forming the chip package structure as claimed in claim 1 , wherein the ring structure has an upper portion and a lower portion, and the first recess is in the lower portion.

6. The method for forming the chip package structure as claimed in claim 5 , wherein the ring structure further comprises:

an adhesive layer between the upper portion and the lower portion.

7. The method for forming the chip package structure as claimed in claim 1 , further comprising:

disposing a lid over the first chip structure.

8. The method for forming the chip package structure as claimed in claim 7 , wherein the lid is narrower than the first chip structure.

9. A method for forming a chip package structure, comprising:

disposing a first chip structure and a second chip structure over a wiring substrate, wherein the first chip structure is spaced apart from the second chip structure by a gap; and

disposing a ring structure over the wiring substrate, wherein the ring structure surrounds the first chip structure and the second chip structure, the ring structure comprises a first thin portion and a first thick portion connected with each other, the gap is close to the first thin portion, the first thin portion has a wide part and a narrow part, the wide part is wider than the narrow part in a top view of the ring structure, and the narrow part is between the wide part and the gap.

10. The method for forming the chip package structure as claimed in claim 9 , wherein the ring structure comprises a second thin portion and a second thick portion, the first thin portion is between and connected to the first thick portion and the second thick portion, and the second thin portion is between and connected to the first thick portion and the second thick portion.

11. The method for forming the chip package structure as claimed in claim 10 , wherein the gap is close to the second thin portion.

12. The method for forming the chip package structure as claimed in claim 11 , wherein the first thin portion is opposite to the second thin portion.

13. The method for forming the chip package structure as claimed in claim 9 , wherein a first top surface of the first thin portion and a second top surface of the first thick portion are substantially coplanar.

14. A method for forming a chip package structure, comprising:

disposing a first chip structure and a second chip structure over a wiring substrate, wherein the first chip structure is spaced apart from the second chip structure by a gap; and

disposing a ring structure over the wiring substrate, wherein the ring structure surrounds the first chip structure and the second chip structure, the ring structure has a first trench, the first trench has a T-like shape, and the gap extends toward the first trench.

15. The method for forming the chip package structure as claimed in claim 14 , wherein the ring structure has a second trench, and the gap is between the first trench and the second trench.

16. The method for forming the chip package structure as claimed in claim 15 , wherein the second trench has a T-like shape.

17. The method for forming the chip package structure as claimed in claim 14 , wherein the first trench passes through the ring structure.

18. The method for forming the chip package structure as claimed in claim 14 , wherein the ring structure has an upper portion covering the first trench.

19. The method for forming the chip package structure as claimed in claim 9 , wherein the narrow part of the first thin portion is further between the wide part and the first chip structure and between the wide part and the second chip structure.

20. The method for forming the chip package structure as claimed in claim 9 , wherein the gap extends toward the narrow part of the first thin portion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2020
From: YEH, SHU-SHEN; LIN, PO-YAO; JENG, SHIN-PUU; LAI, PO-CHEN; LEE, KUANG-CHUN; YANG, CHE-CHIA; WANG, CHIN-HUA; LIN, YI-HANG
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 053341/0210 →
Continuity (2)
Provisional Application 62959323 · Jan 10, 2020
Related Publication 20210217676A1 · Jul 15, 2021