IP Library Granted Patent US 11,451,199
Granted Patent B2
US 11,451,199 · App. 16/943,336 · Granted Sep 20, 2022

Power amplifier systems with control interface and bias circuit

Inventors: David Steven Ripley (Marion, IA); Philip John Lehtola (Cedar Rapids, IA); Peter J. Zampardi, Jr. (Newbury Park, CA); Hongxiao Shao (Thousand Oaks, CA); Tin Myint Ko (Newbury Park, CA); Matthew Thomas Ozalas (Novato, CA)
Assignee: Skyworks Solutions, Inc.
H03F3/213H01L21/485H01L21/4853H01L21/4864H01L21/565H01L21/76898H01L21/78H01L21/8249H01L21/8252H01L22/14H01L23/3114H01L23/481H01L23/49811H01L23/49827H01L23/49838H01L23/49844H01L23/49861H01L23/49866H01L23/50H01L23/522H01L23/552H01L23/66H01L24/48H01L24/49H01L24/85H01L24/97H01L27/0605H01L27/0623H01L29/0821H01L29/0826H01L29/20H01L29/205H01L29/36H01L29/66242H01L29/7371H01L29/812H03F1/0205H03F3/19H03F3/195H03F3/21H03F3/245H03F3/60H01L23/49894H01L24/45H01L27/092H01L29/0684H01L29/1004H01L29/66863H01L29/737H01L29/8605H01L2223/665H01L2223/6611H01L2223/6616H01L2223/6644H01L2223/6655H01L2224/05155H01L2224/05164H01L2224/05554H01L2224/05644H01L2224/45015H01L2224/45139H01L2224/45144H01L2224/45147H01L2224/48177H01L2224/48227H01L2224/48465H01L2224/48611H01L2224/48644H01L2224/48647H01L2224/48655H01L2224/48664H01L2224/48811H01L2224/48816H01L2224/48844H01L2224/48847H01L2224/48855H01L2224/48864H01L2224/4903H01L2224/49111H01L2224/49176H01L2224/85205H01L2224/85207H01L2224/85411H01L2224/85416H01L2224/85444H01L2224/85455H01L2224/85464H01L2924/00011H01L2924/10253H01L2924/10329H01L2924/12033H01L2924/12042H01L2924/1305H01L2924/1306H01L2924/13051H01L2924/13091H01L2924/1421H01L2924/15747H01L2924/181H01L2924/19105H01L2924/19107H01L2924/3011H01L2924/3025H01L2924/30111H03F1/565H03F3/187H03F3/347H03F3/45H03F2200/387H03F2200/451H03F2200/48H03F2200/555
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,451,199
App. No.
16/943,336
Granted
Sep 20, 2022
Kind
B2
Abstract

One aspect of this disclosure is a power amplifier system that includes a control interface, a power amplifier, a passive component, and a bias circuit. The power amplifier and the passive component can be on a first die. The bias circuit can be on a second die. The control interface can operate as a serial interface or as a general purpose input/output interface. The power amplifier can be controllable based at least partly on an output signal from the control interface. The bias circuit can generate a bias signal based at least partly on an indication of the electrical property of the passive component. Other embodiments of the system are provided along with related methods and components thereof.

Claims (32)

1. A power amplifier system comprising:

a control interface configured to receive an input signal, operate as a serial interface in response to the input signal having a first value, operate as a general purpose input/output interface in response to the input signal having a second value, and provide an output signal;

a power amplifier configured to amplify a radio frequency signal, the power amplifier controllable based at least partly on the output signal;

a passive component having an electrical property that depends on a condition of a die that includes the passive component and the power amplifier; and

a bias circuit included on a different die than the power amplifier, the bias circuit configured to generate a bias signal based at least partly on an indication of the electrical property of the passive component.

2. The power amplifier system of claim 1 wherein the control interface is configured to set a mode of the power amplifier.

3. The power amplifier system of claim 1 wherein the passive component includes a resistor and the electrical property is a resistance.

4. The power amplifier system of claim 1 wherein the power amplifier includes a heterojunction bipolar transistor, and the passive component includes a semiconductor resistor having a resistive layer formed of a material that is substantially the same as a material of a layer of the heterojunction bipolar transistor.

5. The power amplifier system of claim 4 wherein an emitter of the heterojunction bipolar transistor includes the layer.

6. The power amplifier system of claim 4 wherein a base of the heterojunction bipolar transistor includes the layer.

7. The power amplifier system of claim 1 wherein the condition of the die is temperature of the die.

8. The power amplifier system of claim 1 wherein the condition of the die is a process variation associated with the die.

9. The power amplifier system of claim 1 wherein the condition of the die is a beta parameter associated with the die.

10. The power amplifier system of claim 1 wherein the input signal is a voltage input/output signal.

11. The power amplifier system of claim 10 wherein the control interface is configured to receive the voltage input/output signal at a single voltage input/output pin.

12. The power amplifier system of claim 1 wherein the control interface includes a tri-state buffer operable in a first state for reading data from the serial interface and operable in a second state for writing data to the serial interface.

13. The power amplifier system of claim 1 wherein the control interface includes a combinational logic block and a level shifter, the combinational logic block is configured to provide a signal to the level shifter, and the level shifter is configured to provide the output signal.

14. A power amplifier system comprising:

a digital control interface configured to receive a voltage input/output signal at a voltage/input output pin, operate as a serial interface in response to the voltage input/output signal having a first logic value, operate as a general purpose input/output interface in response to the voltage input/output signal having a second logic value, and provide an output signal;

a power amplifier that is controllable based at least partly on the output signal;

a resistor having a resistance that depends on a condition of a die that includes the resistor and the power amplifier; and

a bias circuit included on a different die than the power amplifier, the bias circuit configured to generate a bias signal based at least partly on an indication of the resistance of the resistor.

15. The power amplifier system of claim 14 wherein the power amplifier includes a heterojunction bipolar transistor, and the resistor includes a resistive layer formed of a material that is substantially the same as a material of a layer of the heterojunction bipolar transistor.

16. The power amplifier system of claim 14 wherein the digital control interface includes a combinational logic block and a level shifter, the combinational logic block is configured to provide a signal to the level shifter, and the level shifter is configured to provide the output signal.

17. A power amplifier system comprising:

a power amplifier configured to amplify a radio frequency signal;

a control interface including a serial interface and a general purpose input/output interface, the control interface configured to set a mode of the power amplifier;

a passive component having an electrical property that depends on a condition of a die that includes the passive component and the power amplifier; and

a bias circuit included on a different die than the power amplifier, the bias circuit configured to generate a bias signal based at least partly on an indication of the electrical property of the passive component.

18. The power amplifier system of claim 17 wherein the passive component is a semiconductor resistor.

19. The power amplifier system of claim 17 wherein the control interface is configured to receive a voltage input/output signal and activate the general purpose input/output interface based on a signal level of the voltage input/output signal.

20. The power amplifier system of claim 18 wherein the power amplifier includes a heterojunction bipolar transistor, and the semiconductor resistor has a resistive layer formed of a material that is substantially the same as a material of a layer of the heterojunction bipolar transistor.

Continuity (6)
Division 16104114 · Aug 16, 2018
Division 15482321 · Apr 7, 2017
Division 14686559 · Apr 14, 2015
Division 13917384 · Jun 13, 2013
Provisional Application 61659848 · Jun 14, 2012
Related Publication 20210050826A1 · Feb 18, 2021
Cited By (4)
US 12,525,934 US 12,580,535 US 12,580,536 US 12,627,264