IP Library › Granted Patent US 12,276,889
Granted Patent B1
US 12,276,889 · App. 17/044,515 · Granted Apr 15, 2025

Display device, operation method of display device, and electronic device

Inventors: Susumu Kawashima (Kanagawa, JP); Tetsuji Ishitani (Kanagawa, JP); Kouhei Toyotaka (Kanagawa, JP); Koji Kusunoki (Kanagawa, JP); Daisuke Kubota (Kanagawa, JP); Akio Yamashita (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G02F1/136286G02F1/1334G02F1/13624G02F1/1368
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,276,889
App. No.
17/044,515
Granted
Apr 15, 2025
Kind
B1
Abstract

A display device including a circuit suitable for controlling a liquid crystal element is provided. The display device includes two memories in one pixel and a plurality of pixels arranged in the horizontal and vertical directions share a gate line. The display device includes a liquid crystal element and by writing charges to different polarity capacitors, power consumption in an inversion operation can be reduced. Furthermore, a liquid crystal element with a high threshold voltage can be suitably used and a wide range of voltages can be applied without impairing grayscale display characteristics in the display device. Furthermore, a voltage higher than or equal to an output voltage of a source driver can be applied to the liquid crystal element.

Claims (68)

1. A display device comprising:

a first pixel;

a second pixel;

a first wiring;

a second wiring;

a third wiring;

a fourth wiring;

a fifth wiring; and

a sixth wiring,

wherein each of the first pixel and the second pixel comprises a first transistor, a first memory, a second memory, and a liquid crystal element,

wherein in each of the first pixel and the second pixel:

a gate of the first transistor is electrically connected to the first wiring;

one of a source and a drain of the first transistor is electrically connected to the sixth wiring;

the other of the source and the drain of the first transistor is electrically connected to one of electrodes of the liquid crystal element;

the first memory is electrically connected to the second wiring;

the first memory is electrically connected to the one of the electrodes of the liquid crystal element;

the second memory is electrically connected to the third wiring; and

the second memory is electrically connected to the one of the electrodes of the liquid crystal element,

wherein in the first pixel:

the first memory is electrically connected to the fourth wiring; and

the second memory is electrically connected to the fifth wiring,

wherein in the second pixel:

the first memory is electrically connected to the fifth wiring; and

the second memory is electrically connected to the fourth wiring.

2. The display device according to claim 1 ,

wherein each of the first pixel and the second pixel comprises a first capacitor, and

wherein in each of the first pixel and the second pixel, one of electrodes of the first capacitor is electrically connected to the one of the electrodes of the liquid crystal element.

3. The display device according to claim 1 ,

wherein the first memory comprises a second transistor and a second capacitor,

wherein the second memory comprises a third transistor and a third capacitor,

wherein in each of the first pixel and the second pixel:

a gate of the second transistor is electrically connected to the second wiring;

one of a source and a drain of the second transistor is electrically connected to one of electrodes of the second capacitor;

the other of the electrodes of the second capacitor is electrically connected to the one of the electrodes of the liquid crystal element;

a gate of the third transistor is electrically connected to the third wiring;

one of a source and a drain of the third transistor is electrically connected to one of electrodes of the third capacitor; and

the other of the electrodes of the third capacitor is electrically connected to the one of the electrodes of the liquid crystal element,

wherein in the first pixel:

the other of the source and the drain of the second transistor is electrically connected to the fourth wiring; and

the other of the source and the drain of the third transistor is electrically connected to the fifth wiring,

wherein in the second pixel:

the other of the source and the drain of the second transistor is electrically connected to the fifth wiring; and

the other of the source and the drain of the third transistor is electrically connected to the fourth wiring.

4. The display device according to claim 1 , further comprising a third pixel and a fourth pixel,

wherein each of the third pixel and the fourth pixel comprises a fourth transistor,

wherein in each of the third pixel and the fourth pixel:

a gate of the fourth transistor is electrically connected to the first wiring; and

one of a source and a drain of the fourth transistor is electrically connected to the sixth wiring.

5. The display device according to claim 1 ,

wherein the liquid crystal element is driven with an OCB mode.

6. The display device according to claim 1 ,

wherein the liquid crystal element comprises a polymer-dispersed liquid crystal.

7. The display device according to claim 1 ,

wherein the first transistor comprises a metal oxide in a channel formation region, and

wherein the metal oxide includes In, Zn, and M (M is Al, Ti, Ga, Sn, Y, Zr, La, Ce, Nd, or Hf).

8. An electronic device comprising:

the display device according to claim 1 ; and

a camera.

9. An operation method of a display device wherein one of a source and a drain of a transistor, one of electrodes of a first capacitor and one of electrodes of a second capacitor are electrically and directly connected to a node to which one of electrodes of a liquid crystal element is connected, comprising:

a first step of supplying a first potential to the one of the electrodes of the liquid crystal element through the transistor and supplying a second potential to the other of the electrodes of the first capacitor;

a second step of supplying a third potential to the other of the electrodes of the second capacitor;

a third step of supplying a fourth potential to the one of the electrodes of the liquid crystal element through the transistor and supplying a fifth potential to the other of the electrodes of the first capacitor; and

a fourth step of supplying a sixth potential to the other of the electrodes of the first capacitor,

wherein the first step, the second step, the third step, and the fourth step are performed in this order,

wherein the first potential and the fourth potential are the same, and

wherein the second potential is an inversion potential of the sixth potential.

10. The operation method of a display device according to claim 9 ,

wherein absolute values of the second potential and the fifth potential are twice the value of an absolute value of the first potential or the fourth potential or a neighborhood value of twice the value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2020
From: KAWASHIMA, SUSUMU; ISHITANI, TETSUJI; TOYOTAKA, KOUHEI; KUSUNOKI, KOJI; KUBOTA, DAISUKE; YAMASHITA, AIKO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 053947/0927 →
Priority Claims (1)
JP 2018-073883 · Apr 6, 2018 · national
References Cited (47)
US 5712652A · Sato et al. · 1998 [cited by applicant]
US 6600540B2 · Yamakita et al. · 2003 [cited by applicant]
US 6603525B2 · Yamakita et al. · 2003 [cited by applicant]
US 6661491B2 · Yamakita et al. · 2003 [cited by applicant]
US 6933916B2 · Nakao et al. · 2005 [cited by applicant]
US 7167152B2 · Nakamura · 2007 [cited by applicant]
US 7674650B2 · Akimoto et al. · 2010 [cited by applicant]
US 7732819B2 · Akimoto et al. · 2010 [cited by applicant]
US 7910490B2 · Akimoto et al. · 2011 [cited by applicant]
US 7932521B2 · Akimoto et al. · 2011 [cited by applicant]
US 8102346B2 · Watanabe · 2012 [cited by applicant]
US 8274077B2 · Akimoto et al. · 2012 [cited by applicant]
US 8466463B2 · Akimoto et al. · 2013 [cited by applicant]
US 8629069B2 · Akimoto et al. · 2014 [cited by applicant]
US 8669550B2 · Akimoto et al. · 2014 [cited by applicant]
US 8796069B2 · Akimoto et al. · 2014 [cited by applicant]
US 8860108B2 · Yamazaki et al. · 2014 [cited by applicant]
US 9099562B2 · Akimoto et al. · 2015 [cited by applicant]
US 10109633B2 · Kurokawa · 2018 [cited by applicant]
US 10545377B2 · Mizuno et al. · 2020 [cited by applicant]
US 10733946B2 · Kurokawa · 2020 [cited by applicant]
US 11404016B2 · Kurokawa · 2022 [cited by applicant]
US 20090079684A1 · Watanabe · 2009 [cited by applicant]
US 20090213286A1 · Kim · 2009 [cited by examiner]
US 20130292671A1 · Yamazaki et al. · 2013 [cited by applicant]
US 20170317085A1 · Kurokawa · 2017 [cited by applicant]
US 20200150490A1 · Mizuno et al. · 2020 [cited by applicant]
CN 106782359A · 2017 [cited by applicant]
JP 58023091A · 1983 [cited by applicant]
JP 08286170A · 1996 [cited by applicant]
JP 2003107506A · 2003 [cited by applicant]
JP 2004163890A · 2004 [cited by applicant]
JP 2007096055A · 2007 [cited by applicant]
JP 2007123861A · 2007 [cited by applicant]
JP 2009075300A · 2009 [cited by applicant]
JP 2011119674A · 2011 [cited by applicant]
JP 2016103026A · 2016 [cited by applicant]
JP 2017201570A · 2017 [cited by applicant]
JP 2018021974A · 2018 [cited by applicant]
JP 2018036639A · 2018 [cited by applicant]
JP 7273800 · 2023 [cited by applicant]
TW 201816761 · 2018 [cited by applicant]
WO WO2018037335 · 2018 [cited by applicant]
WO WO2019193454 · 2019 [cited by applicant]
Patent Translate JP 2009075300 (Apr. 9, 2009). [cited by examiner]
International Search Report (Application No. PCT/IB2019/052473) Dated Jul. 2, 2019. [cited by applicant]
Written Opinion (Application No. PCT/IB2019/052473) Dated Jul. 2, 2019. [cited by applicant]