IP Library Granted Patent US 12,087,685
Granted Patent B2
US 12,087,685 · App. 17/068,230 · Granted Sep 10, 2024

Semiconductor interconnect structure with double conductors

Inventors: Benjamin D. Briggs (Waterford, NY); Takeshi Nogami (Schenectady, NY); Raghuveer R. Patlolla (Guilderland, NY)
Assignee: Tessera LLC
H01L23/5226H01L21/76843H01L21/76847H01L21/76877H01L23/53209H01L23/53238H01L23/53252H01L23/53266
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,087,685
App. No.
17/068,230
Granted
Sep 10, 2024
Kind
B2
Abstract

Embodiments are directed to a semiconductor structure having a dual-layer interconnect and a barrier layer. The interconnect structure combines a first conductive layer, a second conductive layer, and a barrier layer disposed between. The result is a low via resistance combined with improved electromigration performance. In one embodiment, the first conductive layer is copper, the second conductive layer is cobalt, and the barrier layer is tantalum nitride. A barrier layer is not used in other embodiments. Other embodiments are also disclosed.

Claims (39)

1. A semiconductor interconnect structure in or on a substrate comprising:

a trench disposed in a dielectric layer, the trench being filled with one or more conductive materials to form a metal line elongated in a first direction parallel to the substrate, wherein the metal line comprises:

a first layer comprising cobalt;

a second layer comprising manganese;

a lower conductive gap fill layer;

an upper conductive gap fill layer; and

a barrier layer disposed between the lower conductive gap fill layer and the upper conductive gap fill layer;

wherein the first layer comprising cobalt and the second layer comprising manganese are disposed between the dielectric layer and the lower conductive gap fill layer,

wherein the upper and lower conductive gap fill layers have substantially the same length in the first direction; and

a via disposed above and electrically coupled to the upper conductive gap fill layer.

2. The semiconductor interconnect structure of claim 1 , wherein the barrier layer is further disposed between the upper conductive gap fill layer and the dielectric layer.

3. The semiconductor interconnect structure of claim 1 , wherein the lower conductive gap fill layer comprises copper.

4. The semiconductor interconnect structure of claim 1 , wherein the lower conductive gap fill layer comprises cobalt.

5. The semiconductor interconnect structure of claim 1 , wherein the lower conductive gap fill layer comprises ruthenium.

6. The semiconductor interconnect structure of claim 1 , wherein the lower conductive gap fill layer comprises molybdenum.

7. The semiconductor interconnect structure of claim 1 , wherein the lower conductive gap fill layer comprises aluminum.

8. The semiconductor interconnect structure of claim 1 , wherein the lower conductive gap fill layer comprises tungsten.

9. The semiconductor interconnect structure of claim 1 , wherein the upper conductive gap fill layer comprises cobalt.

10. The semiconductor interconnect structure of claim 1 , wherein the upper conductive gap fill layer comprises ruthenium.

11. The semiconductor interconnect structure of claim 1 , wherein the upper conductive gap fill layer comprises molybdenum.

12. The semiconductor interconnect structure of claim 1 , wherein the upper conductive gap fill layer comprises aluminum.

13. The semiconductor interconnect structure of claim 1 , wherein the upper conductive gap fill layer comprises tungsten.

14. A semiconductor interconnect structure in or on a substrate comprising:

a trench disposed in a dielectric layer, the trench being filled with one or more conductive materials to form a metal line elongated in a first direction parallel to the substrate,

wherein the metal line comprises:

a lower conductive gap fill layer;

an upper conductive gap fill layer; and

a barrier layer disposed between the lower conductive gap fill layer and the upper conductive gap fill layer;

wherein the upper conductive gap fill layer comprises one of cobalt, ruthenium, or molybdenum;

wherein the upper and lower conductive gap fill layers have substantially the same length in the first direction; and

a via disposed above and electrically coupled to the upper conductive gap fill layer.

15. The semiconductor interconnect structure of claim 14 , wherein the upper conductive gap fill layer comprises cobalt.

16. The semiconductor interconnect structure of claim 14 , wherein the upper conductive gap fill layer comprises ruthenium.

17. The semiconductor interconnect structure of claim 14 , wherein the upper conductive gap fill layer comprises molybdenum.

18. The semiconductor interconnect structure of claim 14 , wherein the metal line further comprises:

a first layer comprising cobalt, the first layer disposed between the dielectric layer and the lower conductive gap fill layer.

19. The semiconductor interconnect structure of claim 18 , wherein the upper conductive gap fill layer comprises cobalt.

20. The semiconductor interconnect structure of claim 18 , wherein the upper conductive gap fill layer comprises ruthenium.

21. The semiconductor interconnect structure of claim 18 , wherein the upper conductive gap fill layer comprises molybdenum.

Assignments (5)
CHANGE OF NAME Recorded Sep 27, 2024
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 069067/0448 →
SECURITY INTEREST Recorded May 3, 2023
From: ADEIA GUIDES INC.; ADEIA IMAGING LLC; ADEIA MEDIA HOLDINGS LLC; ADEIA MEDIA SOLUTIONS INC.; ADEIA SEMICONDUCTOR ADVANCED TECHNOLOGIES INC.; ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.; ADEIA SEMICONDUCTOR INC.; ADEIA SEMICONDUCTOR SOLUTIONS LLC; ADEIA SEMICONDUCTOR TECHNOLOGIES LLC; ADEIA SOLUTIONS LLC
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 063529/0272 →
CHANGE OF NAME Recorded Aug 3, 2022
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 061067/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: BRIGGS, BENJAMIN D.; NOGAMI, TAKESHI; PATLOLLA, RAGHUVEER R.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 054028/0099 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 054028/0133 →