IP Library Granted Patent US 11,798,847
Granted Patent B2
US 11,798,847 · App. 17/117,727 · Granted Oct 24, 2023

Method for manufacturing a semiconductor device having a dummy section

Inventors: Osamu Koike (Yokohama, JP); Yutaka Kadogawa (Yokohama, JP)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L21/76898H01L21/76224H01L21/76819H01L23/481H01L21/31053H01L21/3212H01L21/76229H01L27/14636H01L2224/02372H01L2224/0401H01L2224/05H01L2224/05548H01L2224/13021H01L2224/13024H01L2225/06541
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,798,847
App. No.
17/117,727
Granted
Oct 24, 2023
Kind
B2
Abstract

There is provided a semiconductor device comprising a semiconductor substrate having an active area in which a plurality of active elements are formed, and a non-active area excepting the active area; at least one electrode pad electrically connected to any of the active elements. At least one Through Silicon VIA electrode is formed, being electrically connected to the electrode pad by way of the non-active area. The non-active area has an insulating region obtained by forming an insulating film on the semiconductor substrate, and a dummy section obtained by leaving a base material of the semiconductor substrate in the insulating region. The dummy section is provided in a position where an outer edge of the Through Silicon VIA electrode does not intersect with the boundary between the insulating region and the dummy section.

Claims (41)

1. A method for manufacturing a semiconductor device, comprising:

providing a semiconductor substrate having an obverse surface and a reverse surface opposite to the obverse surface;

forming a shallow-trench-isolation region of an insulating film on the obverse surface;

forming, in the shallow-trench-isolation region, a plurality of island-shaped dummy portions and a ring-shaped dummy portion which is surrounded with the island-shaped dummy portions and has a distance across being larger than that of each of the island-shaped dummy portions, wherein each of the island-shaped dummy portions and the ring-shaped dummy portion has a top face coplanar with a top face of the shallow-trench-isolation region and consists of the same material as the semiconductor substrate;

forming a plurality of active elements on the obverse surface to define an element-absence area provided adjacent to the active elements on the obverse surface, the element-absence area being free of any of the active elements;

forming an interlayer insulating film on and over the active elements and the element-absence area;

forming an electrode pad so as to be buried inside the interlayer insulating film and electrically connected to one or more of the active elements; and

forming a Through Silicon VIA hole penetrating between an inner edge and an outer edge of the ring-shaped dummy portion from the reverse surface of the semiconductor substrate to the obverse surface to form a Through Silicon VIA electrode to be electrically connected to the electrode pad,

wherein some island-shaped dummy portions are formed inside of the inner edge of the ring-shaped dummy portion.

2. The method for manufacturing the semiconductor device of claim 1 , wherein the Through Silicon VIA hole has a first aperture part on the electrode pad and a second aperture part on the reverse surface of the semiconductor substrate, the second aperture part being larger than the first aperture part.

3. The method for manufacturing the semiconductor device of claim 2 , wherein the first aperture part is circular.

4. The method for manufacturing the semiconductor device of claim 1 , wherein the island-shaped dummy portions formed inside of the inner edge of the ring-shaped dummy portion are arranged in an array.

5. The method of manufacturing the semiconductor device of claim 1 , wherein the shallow-trench-isolation region is discontinuous and is disrupted by the ring-shaped dummy portion from a plan view.

6. The method of manufacturing the semiconductor device of claim 1 , wherein the ring-shaped dummy portion is a rectangular ring-shaped dummy portion.

7. A method for manufacturing a semiconductor device, comprising:

providing a semiconductor substrate having an obverse surface and a reverse surface opposite to the obverse surface;

forming a plurality of active elements on the obverse surface to define an element-absence area provided adjacent to the active elements on the obverse surface, the element-absence area being free of any of the active elements;

forming a plurality of island-shaped dummy portions and a ring-shaped dummy portion on the obverse surface and in the element-absence area, wherein the ring-shaped dummy portion has a distance across being larger than that of each of the island-shaped dummy portions, and the island-shaped dummy portions and the ring-shaped dummy portion consist of the same material as the semiconductor substrate;

forming an interlayer insulating film on and over the active elements and the element-absence area;

forming an electrode pad so as to be buried inside the interlayer insulating film and electrically connected to one or more of the active elements; and

forming a Through Silicon VIA hole penetrating between an inner edge and an outer edge of the ring-shaped dummy portion from the reverse surface of the semiconductor substrate to the obverse surface to form a Through Silicon VIA electrode to be electrically connected to the electrode pad, wherein a first set of the island-shaped dummy portions is formed inside of the inner edge of the ring-shaped dummy portion.

8. The method for manufacturing the semiconductor device of claim 7 , wherein the Through Silicon VIA hole has a first aperture part on the electrode pad and a second aperture part on the reverse surface of the semiconductor substrate, the second aperture part being larger than the first aperture part.

9. The method for manufacturing the semiconductor device of claim 8 , wherein the first aperture part is circular.

10. The method for manufacturing the semiconductor device of claim 7 , wherein the first set of the island-shaped dummy portions formed inside of the inner edge of the ring-shaped dummy portion is arranged in an array.

11. The method for manufacturing the semiconductor device of claim 7 , wherein a second set of the island-shaped dummy portion is formed outside of the outer edge of the ring-shaped dummy portion.

12. The method for manufacturing the semiconductor device of claim 7 , wherein the ring-shaped dummy portion is a rectangular ring-shaped dummy portion.

13. The method for manufacturing the semiconductor device of claim 7 , wherein each of the island-shaped dummy portions is rectangular from a plan view.

14. A method for manufacturing a semiconductor device having an active region and a non-active region adjacent to the active region, comprising:

providing a semiconductor substrate having an obverse surface and a reverse surface opposite to the obverse surface;

forming a shallow-trench-isolation region of an insulating film on the obverse surface, wherein the shallow-trench-isolation region is located within the non-active region;

forming, in the shallow-trench-isolation region, a plurality of island-shaped dummy portions and a ring-shaped dummy portion, wherein each of the island-shaped dummy portions and the ring-shaped dummy portion has a top face coplanar with a top face of the shallow-trench-isolation region and consists of the same material as the semiconductor substrate;

forming a plurality of active elements on the obverse surface and in the active region;

forming an interlayer insulating film on the obverse surface;

forming an electrode pad so as to be buried inside the interlayer insulating film and electrically connected to one or more of the active elements; and

forming a Through Silicon VIA hole penetrating between an inner edge and an outer edge of the ring-shaped dummy portion from the reverse surface of the semiconductor substrate to the obverse surface to form a Through Silicon VIA electrode to be electrically connected to the electrode pad, wherein some island-shaped dummy portions are formed inside of the inner edge of the ring-shaped dummy portion and some island-shaped dummy portions are formed outside of the outer edge of the ring-shaped dummy portion.

15. The method for manufacturing the semiconductor device of claim 14 , wherein the Through Silicon VIA hole has a first aperture part on the electrode pad and a second aperture part on the reverse surface of the semiconductor substrate, the second aperture part being larger than the first aperture part.

16. The method for manufacturing the semiconductor device of claim 15 , wherein the first aperture part is circular.

17. The method for manufacturing the semiconductor device of claim 14 , wherein the island-shaped dummy portions formed inside of the inner edge of the ring-shaped dummy portion are arranged in an array.

18. The method for manufacturing the semiconductor device of claim 14 , wherein the shallow-trench-isolation region is discontinuous and is disrupted by the ring-shaped dummy portion from a plan view.

19. The method for manufacturing the semiconductor device of claim 14 , wherein the ring-shaped dummy portion is a rectangular ring-shaped dummy portion.

20. The method for manufacturing the semiconductor device of claim 14 , wherein each of the island-shaped dummy portions is rectangular from a plan view.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2022
From: ACHLYS TECHNOLOGIES INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 060244/0369 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2022
From: LAPIS SEMICONDUCTOR CO., LTD.
To: ACHLYS TECHNOLOGIES INC.
Reel/Frame 059559/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2020
From: KOIKE, OSAMU; KADOGAWA, YUTAKA
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 054606/0540 →
Priority Claims (1)
JP 2008-180289 · Jul 10, 2008 · national
Continuity (4)
Division 16460969 · Jul 2, 2019
Division 15879006 · Jan 24, 2018
Division 12458324 · Jul 8, 2009
Related Publication 20210098297A1 · Apr 1, 2021