IP Library Granted Patent US 11,672,129
Granted Patent B2
US 11,672,129 · App. 17/147,695 · Granted Jun 6, 2023

Memory device

Inventors: Shoichi Kabuyanagi (Yokkaichi, JP); Yuuichi Kamimuta (Yokkaichi, JP); Masumi Saitoh (Yokkaichi, JP); Marina Yamaguchi (Yokkaichi, JP)
Assignee: Kioxia Corporation
H01L27/11507H01L27/24H01L29/516
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,672,129
App. No.
17/147,695
Granted
Jun 6, 2023
Kind
B2
Abstract

A memory device according to an embodiment includes a first conductive layer; a second conductive layer; a ferroelectric layer provided between the first conductive layer and the second conductive layer and containing hafnium oxide; a paraelectric layer provided between the first conductive layer and the ferroelectric layer and containing a first oxide; and an oxide layer provided between the paraelectric layer and the ferroelectric layer and containing a second oxide having an oxygen area density lower than an oxygen area density of the first oxide.

Claims (38)

1. A memory device comprising:

a first conductive layer;

a second conductive layer;

a ferroelectric layer provided between the first conductive layer and the second conductive layer and containing hafnium oxide;

a paraelectric layer provided between the first conductive layer and the ferroelectric layer and containing a first oxide; and

an oxide layer provided between the ferroelectric layer and the second conductive layer, the oxide layer being in contact with the ferroelectric layer, and containing a second oxide having an oxygen area density lower than an oxygen area density of hafnium oxide.

2. The memory device according to claim 1 , wherein the first oxide is either silicon oxide or aluminum oxide.

3. The memory device according to claim 1 , wherein a work function of the first conductive layer is greater than a work function of the second conductive layer.

4. The memory device according to claim 1 , wherein the hafnium oxide contained in the ferroelectric layer includes third orthorhombic hafnium oxide.

5. The memory device according to claim 1 , wherein the hafnium oxide contained in the ferroelectric layer contains at least one element selected from the group consisting of silicon (Si), titanium (Ti), zirconium (Zr), aluminum (Al), and yttrium (Y).

6. A memory device comprising:

a first conductive layer;

a second conductive layer;

a ferroelectric layer provided between the first conductive layer and the second conductive layer and containing hafnium oxide;

a paraelectric layer provided between the first conductive layer and the ferroelectric layer and containing a first oxide; and

an oxide layer provided between the first conductive layer and the paraelectric layer, the oxide layer being in contact with the paraelectric layer, and containing a second oxide having an oxygen area density higher than an oxygen area density of the first oxide.

7. The memory device according to claim 6 , wherein the first oxide is either silicon oxide or aluminum oxide.

8. The memory device according to claim 6 , wherein a work function of the first conductive layer is greater than a work function of the second conductive layer.

9. The memory device according to claim 6 , wherein the hafnium oxide contained in the ferroelectric layer includes third orthorhombic hafnium.

10. The memory device according to claim 6 , wherein the hafnium oxide contained in the ferroelectric layer contains at least one element selected from the group consisting of silicon (Si), titanium (Ti), zirconium (Zr), aluminum (Al), and yttrium (Y).

11. A memory device comprising:

a first conductive layer;

a second conductive layer;

a ferroelectric layer provided between the first conductive layer and the second conductive layer and containing hafnium oxide;

a paraelectric layer provided between the first conductive layer and the ferroelectric layer and containing a silicon oxide; and

an oxide layer provided between the ferroelectric layer and the second conductive layer, the oxide layer being in contact with the ferroelectric layer, and containing at least one oxide selected from the group consisting of magnesium oxide, silicon oxide, germanium oxide, yttrium oxide, lutetium oxide, lanthanum oxide, and strontium oxide.

12. The memory device according to claim 11 , wherein a work function of the first conductive layer is greater than a work function of the second conductive layer.

13. The memory device according to claim 11 , wherein the hafnium oxide contained in the ferroelectric layer includes third orthorhombic hafnium oxide.

14. The memory device according to claim 11 , wherein the hafnium oxide contained in the ferroelectric layer contains at least one element selected from the group consisting of silicon (Si), titanium (Ti), zirconium (Zr), aluminum (Al), and yttrium (Y).

15. A memory device comprising:

a first conductive layer;

a second conductive layer;

a ferroelectric layer provided between the first conductive layer and the second conductive layer and containing hafnium oxide;

a paraelectric layer provided between the first conductive layer and the ferroelectric layer and containing a silicon oxide; and

an oxide layer provided between the first conductive layer and the paraelectric layer, the oxide layer being in contact with the paraelectric layer, and containing at least one oxide selected from the group consisting of aluminum oxide, titanium oxide, zirconium oxide, hafnium oxide, and magnesium oxide.

16. The memory device according to claim 15 , wherein a work function of the first conductive layer is greater than a work function of the second conductive layer.

17. The memory device according to claim 15 , wherein the hafnium oxide contained in the ferroelectric layer includes third orthorhombic hafnium oxide.

18. The memory device according to claim 15 , wherein the hafnium oxide contained in the ferroelectric layer contains at least one element selected from the group consisting of silicon (Si), titanium (Ti), zirconium (Zr), aluminum (Al), and yttrium (Y).

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jan 14, 2022
From: TOSHIBA MEMORY CORPORATION; K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 058737/0338 →
CHANGE OF NAME Recorded Jan 14, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058737/0512 →