IP Library Granted Patent US 11,605,750
Granted Patent B2
US 11,605,750 · App. 17/183,164 · Granted Mar 14, 2023

Solar cell having an emitter region with wide bandgap semiconductor material

Inventors: Richard M. Swanson (Los Altos, CA); Marius M. Bunea (Santa Clara, CA); Michael C. Johnson (Alameda, CA); David D. Smith (Campbell, CA); Yu-Chen Shen (Sunnyvale, CA); Peter J. Cousins (Los Altos, CA); Tim Dennis (Canton, TX)
Assignee: SunPower Corporation
H01L31/0747H01L31/02167H01L31/02363H01L31/022441H01L31/068H01L31/0682H01L31/072H01L31/0745H01L31/18H01L31/1804Y02E10/547Y02P70/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,605,750
App. No.
17/183,164
Granted
Mar 14, 2023
Kind
B2
Abstract

Solar cells having emitter regions composed of wide bandgap semiconductor material are described. In an example, a method includes forming, in a process tool having a controlled atmosphere, a thin dielectric layer on a surface of a semiconductor substrate of the solar cell. The semiconductor substrate has a bandgap. Without removing the semiconductor substrate from the controlled atmosphere of the process tool, a semiconductor layer is formed on the thin dielectric layer. The semiconductor layer has a bandgap at least approximately 0.2 electron Volts (eV) above the bandgap of the semiconductor substrate.

Claims (19)

1. A method of fabricating a solar cell, the method comprising:

forming a first thin dielectric layer on a semiconductor substrate;

forming a first semiconductor region of a first conductivity type on the first thin dielectric layer, wherein the first semiconductor region is a first emitter region;

forming a second thin dielectric layer on the semiconductor substrate; and

forming a second semiconductor region of a second conductivity type on the second thin dielectric layer, wherein the second semiconductor region is a second emitter region, the second conductivity type opposite the first conductivity type, wherein the second thin dielectric layer is formed on a lateral surface of the first semiconductor region, and the second dielectric layer separates the first and second semiconductor regions, and wherein a portion of the second semiconductor region is partially disposed over the first semiconductor region.

2. The method of claim 1 , wherein the first semiconductor region is a first polysilicon region, and the second semiconductor region is a second polysilicon region.

3. The method of claim 1 , wherein the first thin dielectric layer is a first oxide layer, and the second thin dielectric layer is a second oxide layer.

4. The method of claim 3 , wherein the first oxide layer and the second oxide layer comprise silicon.

5. The method of claim 1 , wherein the second thin dielectric layer covers at least a portion of the first semiconductor region.

6. The method of claim 1 , further comprising:

forming a contact opening through the second thin dielectric layer and the second semiconductor region; and

forming a metal contact in the contact opening, wherein the metal contact contacts the first semiconductor region.

7. The method of claim 1 , wherein the first conductivity type is N-type, and the second conductivity type is P-type.

8. The method of claim 1 , wherein the first conductivity type is P-type, and the second conductivity type is N-type.

9. The method of claim 1 , wherein the second semiconductor region has a dopant concentration approximately in the range of 1×10 17 −1×10 21 atoms/cm 3 .

10. The method claim 1 , further comprising:

forming an oxide layer over a light receiving surface of the semiconductor substrate, the light receiving surface opposite the first thin dielectric layer and the second thin dielectric layer;

forming an amorphous silicon layer on the oxide layer; and

forming an anti-reflective coating (ARC) layer on the amorphous silicon layer, the ARC layer comprising silicon nitride.

Assignments (5)
SECURITY INTEREST Recorded Jun 27, 2024
From: MAXEON SOLAR PTE. LTD.
To: DB TRUSTEES (HONG KONG) LIMITED
Reel/Frame 067924/0062 →
SECOND LIEN SECURITY INTEREST AGREEMENT Recorded Jun 26, 2024
From: MAXEON SOLAR PTE. LTD
To: DB TRUSTEES (HONG KONG) LIMITED
Reel/Frame 071343/0553 →
SECURITY INTEREST Recorded Jun 5, 2024
From: MAXEON SOLAR PTE. LTD.
To: DB TRUSTEES (HONG KONG) LIMITED
Reel/Frame 067637/0598 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2023
From: SUNPOWER CORPORATION
To: MAXEON SOLAR PTE. LTD.
Reel/Frame 062699/0875 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2021
From: SWANSON, RICHARD M.; BUNEA, MARIUS M.; JOHNSON, MICHAEL C.; SMITH, DAVID D.; SHEN, YU-CHEN; COUSINS, PETER J.; DENNIS, TIM
To: SUNPOWER CORPORATION
Reel/Frame 055390/0783 →
Continuity (6)
Continuation 16692890 · Nov 22, 2019
Continuation 16230968 · Dec 21, 2018
Continuation 14945708 · Nov 19, 2015
Continuation 14706773 · May 7, 2015
Continuation 13429138 · Mar 23, 2012
Related Publication 20210249551A1 · Aug 12, 2021