IP Library Granted Patent US 11,961,782
Granted Patent B2
US 11,961,782 · App. 17/247,585 · Granted Apr 16, 2024

Integration of semiconductor device assemblies with thermal dissipation mechanisms

Inventors: Seungwon Im (Seoul, KR); Dongwook Kang (Bucheon, KR); Oseob Jeon (Seoul, KR)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/3735H01L23/3107H01L23/3672H01L23/473H01L25/072
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,961,782
App. No.
17/247,585
Granted
Apr 16, 2024
Kind
B2
Abstract

In a general aspect, an electronic device assembly can include a semiconductor device assembly including a ceramic substrate; a patterned metal layer disposed on a first surface of the ceramic substrate; and a semiconductor die disposed on the patterned metal layer. The electronic device assembly can also include a thermal dissipation appliance. Ceramic material of a second surface of the ceramic substrate can be direct-bonded to a surface of the thermal dissipation appliance. The second surface of the ceramic substrate can be opposite the first surface of the ceramic substrate.

Claims (48)

1. An electronic device assembly comprising:

a semiconductor device assembly including:

a ceramic substrate;

a patterned metal layer disposed on a first surface of the ceramic substrate; and

a semiconductor die disposed on the patterned metal layer; and

a water jacket having a recess, the ceramic substrate having a second surface that is direct-bonded to a plurality of cooling fins of the water jacket, the second surface of the ceramic substrate being opposite the first surface of the ceramic substrate and defining a portion of a fluidic channel of the water jacket, the plurality of cooling fins being disposed within the fluidic channel of the water jacket.

2. The electronic device assembly of claim 1 , wherein the second surface of the ceramic substrate is direct-bonded to the plurality of cooling fins using diffusion bonding.

3. The electronic device assembly of claim 1 , wherein the second surface of the ceramic substrate is direct-bonded to the plurality of cooling fins using brazing.

4. The electronic device assembly of claim 1 , further comprising a molding compound encapsulating the semiconductor device assembly, the molding compound being disposed in the recess.

5. The electronic device assembly of claim 4 , further comprising:

a cover, the cover being disposed on the molding compound; and

at least one signal pin coupled with the ceramic substrate, the at least one signal pin extending through the molding compound and the cover.

6. An electronic device assembly comprising:

a first semiconductor device assembly including:

a first ceramic substrate;

a first patterned metal layer disposed on a first surface of the first ceramic substrate; and

a first semiconductor die disposed on the first patterned metal layer;

a second semiconductor device assembly including:

a second ceramic substrate;

a second patterned metal layer disposed on a first surface of the second ceramic substrate; and

a second semiconductor die disposed on the second patterned metal layer; and

a water jacket having at least a first recess and a second recess, the first ceramic substrate having a second surface that is direct-bonded to a plurality of cooling fins of the water jacket in the first recess and defining a portion of a fluidic channel of the water jacket, the plurality of cooling fins being disposed within the fluidic channel of the water jacket, and ceramic material of a second surface of the second ceramic substrate being direct-bonded to the water jacket in the second recess,

the second surface of the first ceramic substrate being opposite the first surface of the first ceramic substrate, and

the second surface of the second ceramic substrate being opposite the first surface of the second ceramic substrate.

7. The electronic device assembly of claim 6 , wherein the first ceramic substrate and the second ceramic substrate are direct-bonded to the water jacket using one of diffusion bonding or brazing.

8. The electronic device assembly of claim 6 , wherein:

the plurality of cooling fins is a first plurality of cooling fins of the water jacket;

the portion of the fluidic channel is a first portion of the fluidic channel; and

a second plurality of cooling fins of the water jacket are direct-bonded to the second ceramic substrate, the second ceramic substrate defining a second portion of a fluidic channel of the water jacket.

9. The electronic device assembly of claim 6 , further comprising:

a molding compound respectively encapsulating the first semiconductor device assembly and the second semiconductor device assembly;

a first signal pin configured for press-fit insertion coupled with the first ceramic substrate, the first signal pin extending through respective molding compound of the first semiconductor device assembly; and

a second signal pin configured for press-fit insertion coupled with the second ceramic substrate, the second signal pin extending through respective molding compound of the second semiconductor device assembly.

10. The electronic device assembly of claim 9 , wherein the respective molding compound of the first semiconductor device assembly is disposed in the first recess.

11. The electronic device assembly of claim 9 , further comprising a cover that is disposed on the respective molding compound of the first semiconductor device assembly, the first signal pin extending through the cover.

12. An electronic device assembly comprising:

a semiconductor device assembly including:

a ceramic substrate;

a first metal layer disposed on a first surface of the ceramic substrate;

a second metal layer disposed on a second surface of the ceramic substrate, the second surface being opposite the first surface; and

a semiconductor die coupled with the first metal layer; and

a water jacket having a recess, the semiconductor device assembly being diffusion-bonded to a plurality of cooling fins disposed within a fluidic channel of the water jacket in the recess, at least one of the second metal layer or the second surface of the ceramic substrate defining a portion of a fluidic channel of the water jacket.

13. The electronic device assembly of claim 12 , wherein the second metal layer of the semiconductor device assembly is diffusion-bonded to the plurality of cooling fins via a metal plate.

14. The electronic device assembly of claim 12 , further comprising a molding compound encapsulating the semiconductor device assembly, the molding compound being disposed in the recess.

15. The electronic device assembly of claim 12 , further comprising:

a molding compound encapsulating the semiconductor device assembly;

a cover disposed on the molding compound; and

at least one signal pin coupled with the ceramic substrate, the at least one signal pin extending through the molding compound and the cover.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 055315, FRAME 0350 Recorded Aug 17, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064618/0881 →
SECURITY INTEREST Recorded Feb 17, 2021
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 055315/0350 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2020
From: IM, SEUNGWON; KANG, DONGWOOK; JEON, OSEOB
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 054682/0972 →
Continuity (2)
Provisional Application 62972431 · Feb 10, 2020
Related Publication 20210249332A1 · Aug 12, 2021