IP Library Granted Patent US 11,557,573
Granted Patent B2
US 11,557,573 · App. 17/324,932 · Granted Jan 17, 2023

Semiconductor device, manufacturing method for semiconductor device, and electronic device

Inventors: Satoru Wakiyama (Kanagawa, JP); Masaki Okamoto (Kumamoto, JP); Yutaka Ooka (Kanagawa, JP); Reijiroh Shohji (Tokyo, JP); Yoshifumi Zaizen (Kanagawa, JP); Kazunori Nagahata (Kanagawa, JP); Masaki Haneda (Kanagawa, JP)
Assignee: SONY GROUP CORPORATION
H01L25/0657H01L21/30604H01L21/31111H01L21/31116H01L21/76805H01L21/76877H01L21/76898H01L23/481H01L24/32H01L24/83H01L25/50H01L27/1469H01L27/14632H01L27/14634H01L27/14636H01L27/14687H01L2224/32145H01L2225/06541H01L2225/06544H01L2225/06548H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,557,573
App. No.
17/324,932
Granted
Jan 17, 2023
Kind
B2
Abstract

There is provided a semiconductor device including a first semiconductor base substrate, a second semiconductor base substrate that is bonded onto a first surface side of the first semiconductor base substrate, a through electrode that is formed to penetrate from a second surface side of the first semiconductor base substrate to a wiring layer on the second semiconductor base substrate, and an insulation layer that surrounds a circumference of the through electrode formed inside the first semiconductor base substrate.

Claims (29)

1. A semiconductor device comprising:

a first section including a first semiconductor substrate and a first wiring layer, the first wiring layer including a first wiring;

a second section including a second semiconductor substrate and a second wiring layer, wherein the first section and the second section are stacked such that the first wiring layer and the second wiring layer face each other; and

a through electrode extending through the first section to the second wiring layer of the second section in a cross-sectional view, and electrically connecting the first wiring layer with the second wiring layer,

wherein, in the cross-sectional view, a first width of the first wiring at a first side of the first wiring is greater than a second width of the first wiring at a second side of the first wiring opposite the first side.

2. The semiconductor device of claim 1 , wherein the second side of the first wiring is closer to the first semiconductor substrate than the first side of the first wiring.

3. The semiconductor device of claim 1 , wherein the through electrode is electrically connected to the first wiring.

4. The semiconductor device of claim 1 , wherein the first wiring comprises a solid conductive material that extends from the first side to the second side.

5. The semiconductor device of claim 1 , wherein the second wiring layer further comprises a second wiring electrically connected to the through electrode.

6. The semiconductor device of claim 5 , wherein the second wiring contacts the through electrode.

7. The semiconductor device of claim 1 , wherein the through electrode is included in an opening that extends from the first section into the second section, and wherein a width of the opening in the second wiring layer is less than a width of the opening in the first wiring layer.

8. The semiconductor device of claim 7 , wherein a smallest width of the opening is in the second wiring layer.

9. The semiconductor device of claim 8 , wherein a largest width of the opening is in the first wiring layer.

10. The semiconductor device of claim 7 , wherein the through electrode tapers inward at a location in the opening that corresponds to a location of the first wiring.

11. An imaging device, comprising:

a semiconductor device including:

a first section including a first semiconductor substrate and a first wiring layer, the first wiring layer including a first wiring;

a second section including a second semiconductor substrate and a second wiring layer, wherein the first section and the second section are stacked such that the first wiring layer and the second wiring layer face each other; and

a through electrode extending through the first section to the second wiring layer of the second section in a cross-sectional view, and electrically connecting the first wiring layer with the second wiring layer,

wherein, in the cross-sectional view, a first width of the first wiring at a first side of the first wiring is greater than a second width of the first wiring at a second side of the first wiring opposite the first side.

12. The imaging device of claim 11 , wherein the second side of the first wiring is closer to the first semiconductor substrate than the first side of the first wiring.

13. The imaging device of claim 11 , wherein the through electrode is electrically connected to the first wiring.

14. The imaging device of claim 11 , wherein the first wiring comprises a solid conductive material that extends from the first side to the second side.

15. The imaging device of claim 11 , wherein the second wiring layer further comprises a second wiring electrically connected to the through electrode.

16. The imaging device of claim 15 , wherein the second wiring contacts the through electrode.

17. The imaging device of claim 11 , wherein the through electrode is included in an opening that extends from the first section into the second section, and wherein a width of the opening in the second wiring layer is less than a width of the opening in the first wiring layer.

18. The imaging device of claim 17 , wherein a smallest width of the opening is in the second wiring layer.

19. The imaging device of claim 18 , wherein a largest width of the opening is in the first wiring layer.

20. The imaging device of claim 17 , wherein the through electrode tapers inward at a location in the opening that corresponds to a location of the first wiring.

Assignments (2)
CHANGE OF NAME Recorded Sep 17, 2021
From: SONY CORPORATION
To: SONY GROUP CORPORATION
Reel/Frame 057538/0224 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2021
From: WAKIYAMA, SATORU; OKAMOTO, MASAKI; OOKA, YUTAKA; SHOHJI, REIJIROH; ZAIZEN, YOSHIFUMI; NAGAHATA, KAZUNORI; HANEDA, MASAKI
To: SONY CORPORATION
Reel/Frame 057268/0862 →
Priority Claims (2)
JP 2012-147316 · Jun 29, 2012 · national
JP 2013-024505 · Feb 12, 2013 · national
Continuity (6)
Continuation 16521512 · Jul 24, 2019
Continuation 15887242 · Feb 2, 2018
Continuation 15354871 · Nov 17, 2016
Continuation 15097093 · Apr 12, 2016
Division 14409634
Related Publication 20210272933A1 · Sep 2, 2021