IP Library › Granted Patent US 11,522,640
Granted Patent B2
US 11,522,640 · App. 17/353,000 · Granted Dec 6, 2022

High speed interconnect symbol stream forward error-correction

Inventors: Nausheen Ansari (Folsom, CA); Ziv Kabiry (Haifa, IL); Gal Yedidia (Haifa, IL)
Assignee: INTEL CORPORATION
H04L1/0057H03M5/145H03M13/1515H03M13/2906H03M13/31H04L1/0041
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,522,640
App. No.
17/353,000
Granted
Dec 6, 2022
Kind
B2
Abstract

Disclosed herein are techniques to provide forward error correction for a high-speed interconnect symbol stream, such as, DisplayPort. The symbol stream may be split into FEC blocks and parity bits generated for each of the FEC blocks. The parity bits may be interleaved, encoded, and transmitted over an interconnect along with the symbol stream to provide forward error correction for the symbol stream.

Claims (100)

1. An apparatus for a transmitter, comprising physical (PHY) layer circuitry arranged to:

encode link layer symbols based on an 8b10b encoding scheme;

interleave the symbols corresponding to a symbol stream to form a plurality of interleaved forward error correction (FEC) blocks;

generate a plurality of Reed Solomon (RS) parity symbols for the plurality of interleaved FEC blocks; and

generate a FEC symbol stream from the plurality of interleaved FEC blocks and the plurality of RS parity symbols.

2. The apparatus of claim 1 , the PHY layer circuitry arranged to:

interleave a number of even symbols from the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleave a number of odd symbols from the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

3. The apparatus of claim 2 , the PHY layer circuitry arranged to:

interleave the plurality of RS parity symbols generated for the first FEC block with the plurality of RS parity symbols generated for the second FEC block; and

encode the interleaved plurality of RS parity symbols with the 8b10b encoding scheme.

4. The apparatus of claim 1 , the PHY layer circuitry arranged to:

interleave a number of odd symbols from a first lane of the FEC symbol stream with a number of even symbols from a second lane of the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleave the number of even symbols from the first lane of the FEC symbol stream with the number of odd symbols from the second lane of the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

5. The apparatus of claim 4 , the PHY layer circuitry arranged to:

interleave odd ones of the plurality of RS parity symbols generated for the first FEC block with even ones of the plurality of RS parity symbols generated for the second FEC block to form a first set of RS parity symbols;

interleave even ones of the plurality of RS parity symbols generated for the first FEC block with odd ones of the plurality of RS parity symbols generated for the second FEC block to form a second set of RS parity symbols; and

encode the first set of RS parity symbols and the second set of RS parity symbols with the 8b10b encoding scheme.

6. The apparatus of claim 1 , wherein the plurality of RS parity symbols are generated based on an RS error-correction code having a Galois Fields (GF) of 2 m .

7. The apparatus of claim 1 , wherein the FEC symbol stream is a DisplayPort compliant symbol stream.

8. The apparatus of claim 7 , the PHY layer circuitry arranged to send the FEC symbol stream to a DisplayPort receiver device.

9. An apparatus for a receiver, comprising physical (PHY) layer circuitry arranged to:

receive a forward error correction (FEC) symbol stream, wherein the FEC symbol stream comprises a plurality of FEC blocks and a plurality of Reed-Solomon (RS) parity symbols;

de-interleave the plurality of FEC blocks, based on the plurality of RS parity symbols, to form a symbol stream; and

decode link layer symbols from the symbol stream based on an 8b10b encoding scheme.

10. The apparatus of claim 9 , the PHY layer circuitry arranged to:

de-interleave a first one of the plurality of FEC blocks into a number of even symbols of the symbol stream; and

de-interleave a second one of the plurality of FEC blocks into a number of odd symbols of the symbol stream.

11. The apparatus of claim 10 , the PHY layer circuitry arranged to:

decode the plurality of RS parity symbols with the 8b10b encoding scheme.

12. The apparatus of claim 9 , the PHY layer circuitry arranged to:

de-interleave a first one of the plurality of FEC blocks into a number of odd symbols from a first lane of the symbol stream and a number of even symbols from a second lane of the symbol stream; and

de-interleave a second one of the plurality of FEC blocks into a number of even symbols from the first lane of the symbol stream and a number of odd symbols from the second lane of the symbol stream.

13. The apparatus of claim 9 , wherein the plurality of RS parity symbols are generated based on an RS error-correction code having a Galois Fields (GF) of 2 m .

14. The apparatus of claim 9 , wherein the FEC symbol stream is a DisplayPort compliant symbol stream.

15. The apparatus of claim 14 , the PHY layer circuitry arranged to receive the FEC symbol stream from a DisplayPort transmitter device.

16. A system comprising:

a symbol stream transmitter, comprising transmitter (Tx) physical (PHY) layer circuitry arranged to:

encode link layer symbols based on an 8b10b encoding scheme,

interleave the symbols corresponding to a symbol stream to form a plurality of interleaved forward error correction (FEC) blocks,

generate a plurality of Reed Solomon (RS) parity symbols for the plurality of interleaved FEC blocks, and

generate a FEC symbol stream from the plurality of interleaved FEC blocks and the plurality of RS parity symbols; and

a symbol stream receiver, comprising receiver (Rx) physical (PHY) layer circuitry arranged to receive the FEC symbol stream from the Tx PHY layer circuitry via a display link.

17. The system of claim 16 , the Tx PHY layer circuitry arranged to:

interleave a number of even symbols from the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleave a number of odd symbols from the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

18. The system of claim 17 , the Tx PHY layer circuitry arranged to:

interleave the plurality of RS parity symbols generated for the first FEC block with the plurality of RS parity symbols generated for the second FEC block; and

encode the interleaved plurality of RS parity symbols with the 8 b 10 b encoding scheme.

19. The system of claim 16 , the Tx PHY layer circuitry arranged to:

interleave a number of odd symbols from a first lane of the FEC symbol stream with the number of even symbols from a second lane of the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleave a number of even symbols from the first lane of the FEC symbol stream with the number of odd symbols from the second lane of the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

20. The system of claim 19 , the Tx PHY layer circuitry arranged to:

interleave odd ones of the plurality of RS parity symbols generated for the first FEC block with even ones of the plurality of RS parity symbols generated for the second FEC block to form a first set of RS parity symbols;

interleave even ones of the plurality of RS parity symbols generated for the first FEC block with odd ones of the plurality of RS parity symbols generated for the second FEC block to form a second set of RS parity symbols; and

encode the first set of RS parity symbols and the second set of RS parity symbols with the 8b10b encoding scheme.

21. The system of claim 16 , wherein the plurality of RS parity symbols are generated based on an RS error-correction code having a Galois Fields (GF) of 2 m .

22. The system of claim 16 , wherein the FEC symbol stream is a DisplayPort compliant symbol stream.

23. The system of claim 16 , wherein the display link is a DisplayPort compliant link.

24. A method, comprising:

encoding, at physical (PHY) layer circuitry, link layer symbols based on an 8b10b encoding scheme;

interleaving the symbols corresponding to a symbol stream to form a plurality of interleaved forward error correction (FEC) blocks;

generating a plurality of Reed Solomon (RS) parity symbols for the plurality of interleaved FEC blocks; and

generating a FEC symbol stream from the plurality of interleaved FEC blocks and the plurality of RS parity symbols.

25. The method of claim 24 , comprising:

interleaving a number of even symbols from the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleaving a number of odd symbols from the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

26. The method of claim 25 , comprising:

interleaving the plurality of RS parity symbols generated for the first FEC block with the plurality of RS parity symbols generated for the second FEC block; and

encoding the interleaved plurality of RS parity symbols with the 8b10b encoding scheme.

27. The method of claim 24 , comprising:

interleaving a number of odd symbols from a first lane of the FEC symbol stream with the number of even symbols from a second lane of the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleaving a number of even symbols from the first lane of the FEC symbol stream with the number of odd symbols from the second lane of the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

28. The method of claim 27 , comprising:

interleaving odd ones of the plurality of RS parity symbols generated for the first FEC block with even ones of the plurality of RS parity symbols generated for the second FEC block to form a first set of RS parity symbols;

interleaving even ones of the plurality of RS parity symbols generated for the first FEC block with odd ones of the plurality of RS parity symbols generated for the second FEC block to form a second set of RS parity symbols; and

encoding the first set of RS parity symbols and the second set of RS parity symbols with the 8b10b encoding scheme.

29. The method of claim 24 , wherein the plurality of RS parity symbols are generated based on an RS error-correction code having a Galois Fields (GF) of 2 m .

30. The method of claim 24 , wherein the FEC symbol stream is a DisplayPort compliant symbol stream.

31. The method of claim 30 , comprising sending the FEC symbol stream to a DisplayPort receiver device.

32. At least one non-transitory storage device comprising a plurality of instructions that in response to being executed by a processor of a computing device cause the computing device to:

encode link layer symbols based on an 8b10b encoding scheme;

interleave the symbols corresponding to a symbol stream to form a plurality of interleaved forward error correction (FEC) blocks;

generate a plurality of Reed Solomon (RS) parity symbols for the plurality of interleaved FEC blocks; and

generate a FEC symbol stream from the plurality of interleaved FEC blocks and the plurality of RS parity symbols.

33. The at least one storage device of claim 32 , comprising instructions that in response to be executed by the processor cause the computing device to:

interleave a number of even symbols from the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleave a number of odd symbols from the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

34. The at least one storage device of claim 33 , comprising instructions that in response to be executed by the processor cause the computing device to:

interleave the plurality of RS parity symbols generated for the first FEC block with the plurality of RS parity symbols generated for the second FEC block; and

encode the interleaved plurality of RS parity symbols with the 8b10b encoding scheme.

35. The at least one storage device of claim 32 , comprising instructions that in response to be executed by the processor cause the computing device to:

interleave a number of odd symbols from a first lane of the FEC symbol stream with the number of even symbols from a second lane of the FEC symbol stream to form a first FEC block of the plurality of FEC blocks; and

interleave a number of even symbols from the first lane of the FEC symbol stream with the number of odd symbols from the second lane of the FEC symbol stream to form a second FEC block of the plurality of FEC blocks.

36. The at least one storage device of claim 35 , comprising instructions that in response to be executed by the processor cause the computing device to:

interleave odd ones of the plurality of RS parity symbols generated for the first FEC block with even ones of the plurality of RS parity symbols generated for the second FEC block to form a first set of RS parity symbols;

interleave even ones of the plurality of RS parity symbols generated for the first FEC block with odd ones of the plurality of RS parity symbols generated for the second FEC block to form a second set of RS parity symbols; and

encode the first set of RS parity symbols and the second set of RS parity symbols with the 8b10b encoding scheme.

37. The at least one storage device of claim 32 , wherein the plurality of RS parity symbols are generated based on an RS error-correction code having a Galois Fields (GF) of 2 m .

38. The at least one storage device of claim 32 , wherein the FEC symbol stream is a DisplayPort compliant symbol stream.

Continuity (4)
Continuation 16524613 · Jul 29, 2019
Continuation 15089251 · Apr 1, 2016
Provisional Application 62188109 · Jul 2, 2015
Related Publication 20210314086A1 · Oct 7, 2021