IP Library › Granted Patent US 12,249,514
Granted Patent B2
US 12,249,514 · App. 17/439,748 · Granted Mar 11, 2025

Carbon based depositions used for critical dimension control during high aspect ratio feature etches and for forming protective layers

Inventors: Jon Henri (West Linn, OR); Karthik S. Colinjivadi (Dublin, CA); Francis Sloan Roberts (Portland, OR); Kapu Sirish Reddy (Portland, OR); Samantha Siamhwa Tan (Fremont, CA); Shih-Ked Lee (Fremont, CA); Eric Hudson (Berkeley, CA); Todd Shroeder (Sherwood, OR); Jialing Yang (Sherwood, OR); Huifeng Zheng (Beaverton, OR)
Assignee: Lam Research Corporation
H01L21/31116H01J37/32935H01L21/02115H01J2237/3321H01J2237/3347
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,249,514
App. No.
17/439,748
Granted
Mar 11, 2025
Kind
B2
Abstract

Fabricating a semiconductor substrate by (a) vertical etching a feature having sidewalls and a depth into one or more layers formed on the semiconductor substrate and (b) depositing an amorphous carbon liner onto the sidewalls of the feature. Steps (a) and optionally (b) are iterated until the vertical etch feature has reached a desired depth. With each iteration of (a), the feature is vertical etched deeper into the one or more layers, while the amorphous carbon liner resists lateral etching of the sidewalls of the feature. With each optional iteration of (b), the deposited amorphous carbon liner on the sidewalls of the feature is replenished.

Claims (38)

1. A method of fabricating a semiconductor substrate, the method comprising:

(a) vertical etching a feature having sidewalls and a depth into one or more layers formed on the semiconductor substrate;

(b) depositing an amorphous carbon liner onto the sidewalls of the feature; and

(c) iterating (a) and (b), wherein with each iteration of (a), the depth of the feature is vertical etched deeper into the one or more layers, while the deposited amorphous carbon liner resists lateral etching of the sidewalls of the feature, and wherein with each iteration of (b), the deposited amorphous carbon liner on the sidewalls of the feature is at least partially replenished.

2. The method of claim 1 , further comprising performing an etch-back etch to etch back one of the following:

(i) incidental deposit of the amorphous carbon occurring on a planar surface of the one or more layers adjacent the feature;

(ii) thicker regions, relative to thinner regions, of the amorphous carbon liner that forms on the sidewalls of the feature; or

(iii both (i) and (ii).

3. The method of claim 1 , further comprising

(d) densifying the amorphous carbon liner after depositing the amorphous carbon liner onto the sidewalls of the feature.

4. The method of claim 3 , wherein iterating (a) and (b) further comprises iterating (d).

5. A method for fabricating a semiconductor substrate, the method comprising:

(i) depositing an amorphous carbon material forming a liner onto sidewalls of a feature vertically etched into one or more layers on a semiconductor substrate;

(ii) at least partially simultaneous etching, during the deposition of the amorphous carbon material, excess deposits of the amorphous carbon material depositing in a hole defining the feature and upper regions of the sidewalls of the feature; and

(iii) after depositing the amorphous carbon material onto the sidewalls of the feature, performing additional vertical etching of the feature, wherein the amorphous carbon material resists lateral etching of the sidewalls of the feature during the additional vertical etching.

6. The method of claim 5 , further comprising controlling the at least partial simultaneous deposition and etching so that the amorphous carbon material forming the liner is more uniform in thickness from a bottom of the vertically etched feature to the upper regions of the sidewalls of the feature, wherein the more uniformity in thickness is relative to a lack of uniformity of the thickness of the liner had the etch not been performed.

7. The method of claim 5 , further comprising controlling the at least partial simultaneous deposition and etch so that “pinch off” of excess amorphous carbon material in an opening defining the feature is either delayed or prevented from occurring by the at least partially simultaneous etch during the deposition, wherein pinch off is defined as a complete or partial blockage of the opening.

8. A method of fabricating a semiconductor substrate, the method comprising:

(a) vertically etching a feature having an opening, sidewalls and a depth into one or more layers formed on the semiconductor substrate;

(b) depositing a liner material onto the sidewalls of the feature;

(c) performing an etch of a carbon mask used to define the opening of the feature, the etch:

(i) removing excess deposits of the liner material that has collected in the opening of the feature defined by the carbon mask; and

(ii) shaping the carbon mask in a vicinity of the opening of the feature; and

(d) iterating (a), (b) and (c) until the feature has reached a desired depth into the one or more layers formed on the semiconductor substrate.

9. The method of claim 8 , further comprising performing (b) and (c) in a same chamber of a substrate processing tool.

10. The method of claim 8 , wherein (a), (b), (c), and (d) are each performed by a same substrate processing tool.

11. The method of claim 8 , wherein shaping of the carbon mask further

comprises tapering the opening from wide to narrow in the direction toward the feature.

12. A method for fabricating a semiconductor substrate, comprising:

fabricating a vertical feature into one or more layers formed on a substrate, the vertical feature having an opening, sidewalls and a depth; and

depositing amorphous carbon onto the sidewalls of the vertical feature and within the opening so that the amorphous carbon is deposited non-conformally to be thinner near the depth of the vertical feature and thicker near the opening of the vertical feature, the amorphous carbon deposited in the opening forming an amorphous carbon plug in the opening of the vertical feature, wherein the amorphous carbon partially fills the vertical feature in a section below the amorphous carbon plug.

13. The method of claim 12 , further comprising depositing additional amorphous carbon over the amorphous carbon plug formed in the opening of the vertical feature and on surface area of the one or more layers surrounding the vertical feature.

14. The method of claim 13 , further comprising etching back the additional amorphous carbon deposited over the plug to create a recess above the plug.

15. A method performed within a substrate processing chamber, the method comprising:

fabricating a vertical feature formed on a substrate in the processing chamber, the vertical feature having an opening, sidewalls and a depth;

depositing amorphous carbon material on the substrate in the processing chamber, the amorphous carbon material deposited on the sidewalls of the vertical feature and forming a plug within the opening of the vertical feature, wherein the amorphous carbon material partially fills the vertical feature in a section below the plug, and wherein the amorphous carbon material is deposited non-conformally so that the amorphous carbon material is thinner near the depth of the vertical feature and thicker near the opening of the vertical feature; and

etching back a portion of the plug to create a recess above the plug.

16. The method of claim 15 , wherein fabricating the vertical feature further comprises (a) vertically etching the feature, (b) depositing an amorphous carbon layer on the sidewalls of the feature and (c) iterating (a) and optionally (b) one or more times until the vertical feature has reached the predetermined depth, wherein the deposition of the amorphous carbon layer during each iteration of (b) mitigates horizontal etching of the feature during a subsequent iteration of (a).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2021
From: HENRI, JON; COLINJIVADI, KARTHIK S.; ROBERTS, FRANCIS SLOAN; REDDY, KAPU SIRISH; TAN, SAMANTHA SIAMHWA; LEE, SHIH-KED; HUDSON, ERIC; SCHROEDER, TODD; YANG, JIALING; ZHENG, HUIFENG
To: LAM RESEARCH CORPORATION
Reel/Frame 057573/0693 →
Continuity (4)
Provisional Application 62961061 · Jan 14, 2020
Provisional Application 62856595 · Jun 3, 2019
Provisional Application 62819936 · Mar 18, 2019
Related Publication 20220199417A1 · Jun 23, 2022
References Cited (26)
US 7192531B1 · Kang et al. · 2007 [cited by applicant]
US 9478468B1 · Cheng · 2016 [cited by examiner]
US 9837221B2 · Mclaughlin et al. · 2017 [cited by applicant]
US 20050124166A1 · Krishnaraj · 2005 [cited by examiner]
US 20070111373A1 · Ueda · 2007 [cited by examiner]
US 20070202657A1 · Sun · 2007 [cited by examiner]
US 20080026555A1 · Dubin et al. · 2008 [cited by applicant]
US 20100093187A1 · Lee et al. · 2010 [cited by applicant]
US 20100327413A1 · Lee et al. · 2010 [cited by applicant]
US 20120208373A1 · Padhi · 2012 [cited by examiner]
US 20160163561A1 · Hudson · 2016 [cited by examiner]
US 20190019806A1 · Kim · 2019 [cited by examiner]
JP H10233452A · 1998 [cited by applicant]
JP 2006523030A · 2006 [cited by applicant]
JP 2007158306A · 2007 [cited by applicant]
JP 2012506151A · 2012 [cited by applicant]
JP 2015119099A · 2015 [cited by applicant]
JP 2018046175A · 2018 [cited by applicant]
TW 201828339A · 2018 [cited by applicant]
WO 2004093176A1 · 2004 [cited by applicant]
Singapore Written Opinion from Singaporean Application No. 11202110310R dated Jun. 21, 2023. [cited by applicant]
International Search Report from International Application No. PCT/US2020/022994 dated Sep. 1, 2020. [cited by applicant]
Written Opinion from International Application No. PCT/US2020/022994 dated Sep. 1, 2020. [cited by applicant]
Japan Patent Office, Office Action Issued in Application No. 2021-556428, Mar. 5, 2024, 6 pages. [cited by applicant]
Taiwan Intellectual Property Office, Office Action and Search Report Issued in Application No. 109108883, Feb. 6, 2024, 12 pages. [cited by applicant]
Japan Patent Office, Office Action Issued in Application No. 2021-556428, Jul. 23, 2024, 4 pages. [cited by applicant]