IP Library Granted Patent US 12,051,635
Granted Patent B2
US 12,051,635 · App. 17/443,230 · Granted Jul 30, 2024

Semiconductor device package with clip interconnect and dual side cooling

Inventors: Maria Cristina Estacio (Lapulapu, PH); Elsie Agdon Cabahug (Consolacion, PH); Romel N. Manatad (Liloan, PH)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/367H01L23/29H01L23/49517H01L23/49562H01L23/49575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,051,635
App. No.
17/443,230
Granted
Jul 30, 2024
Kind
B2
Abstract

In a general aspect, a packaged semiconductor device apparatus a conductive paddle, a semiconductor die coupled with the conductive paddle and a conductive clip having a first portion with a first thickness and a second portion with a second thickness. The first thickness can be greater than the second thickness. The first portion can be coupled with the semiconductor die. The device can also include a molding compound encapsulating the semiconductor die and at least partially encapsulating the conductive paddle and the conductive clip. The device can further include a signal lead that is at least partially encapsulated in the molding compound, the second portion of the conductive clip being coupled with the signal lead.

Claims (48)

1. A packaged semiconductor device apparatus comprising:

a conductive paddle;

a semiconductor die coupled with the conductive paddle, the conductive paddle including a surface coupled with the semiconductor die and arranged in a first plane;

a conductive clip including a first portion with a first thickness, a second portion with a second thickness, and a third portion disposed between the first portion and the second portion, third portion having a third thickness, the first thickness being greater than the second thickness, the third thickness being less than the first thickness and greater than the third thickness, the first portion being coupled with the semiconductor die in second plane different from the first plane;

a molding compound encapsulating the semiconductor die and at least partially encapsulating the conductive paddle and the conductive clip, the conductive clip having a surface exposed through the molding compound on a first side of the packaged semiconductor device apparatus, the surface of the conductive clip exposed through the molding compound including a surface of the first portion of the conductive clip; and

a signal lead at least partially encapsulated in the molding compound, the second portion of the conductive clip being coupled with the signal lead, the signal lead having a surface coupled with the second portion of the conductive clip and arranged in a third plane, the third plane being different than the first plane and the second plane,

the conductive clip including a first piece and a second piece, the first piece being:

disposed between the semiconductor die and the second piece;

disposed on and coupled to the semiconductor die; and

disposed on and coupled to the signal lead,

the second piece being coupled to the first piece in a fourth plane that is disposed between the second plane and the third plane.

2. The packaged semiconductor device apparatus of claim 1 , wherein the second plane is parallel to and non-coplanar with the first plane.

3. The packaged semiconductor device apparatus of claim 1 , wherein the second plane is non-intersecting with the semiconductor die.

4. The packaged semiconductor device apparatus of claim 1 , wherein a surface of the conductive paddle is exposed through the molding compound on a second side of the packaged semiconductor device apparatus, the second side of the packaged semiconductor device apparatus being opposite the first side of the packaged semiconductor device apparatus.

5. The packaged semiconductor device apparatus of claim 1 , wherein:

the first portion of the conductive clip includes a first portion of the first piece of the conductive clip and the second piece of the conductive clip; and

the second portion of the conductive clip includes a second portion of the first piece of the conductive clip.

6. The packaged semiconductor device apparatus of claim 1 , wherein the first thickness is at least twice the second thickness.

7. A packaged semiconductor device apparatus comprising:

a conductive paddle;

a semiconductor die coupled with the conductive paddle, the conductive paddle including a surface coupled with the semiconductor die and arranged in a first plane;

a conductive clip including a first portion with a first thickness, a second portion with a second thickness, and a third portion with a third thickness, the first thickness being greater than the second thickness and greater than the third thickness, the second thickness being greater than the third thickness, the first portion being coupled with the semiconductor die;

a molding compound encapsulating the semiconductor die and at least partially encapsulating the conductive paddle and the conductive clip; and

a signal lead at least partially encapsulated in the molding compound, the third portion of the conductive clip being coupled with the signal lead, the signal lead having a surface coupled with the third portion of the conductive clip and arranged in a second plane, the second plane being different than the first plane,

the conductive clip having a surface exposed through the molding compound on a first side of the packaged semiconductor device apparatus, the surface of the conductive clip exposed through the molding compound including a surface of the first portion of the conductive clip, a surface of the second portion of the conductive clip, and a surface of the third portion of the conductive clip.

8. The packaged semiconductor device apparatus of claim 7 , wherein the first thickness is at least twice the second thickness.

9. The packaged semiconductor device apparatus of claim 7 , wherein the second plane is parallel to and non-coplanar with the first plane.

10. The packaged semiconductor device apparatus of claim 7 , wherein the second plane is non-intersecting with the semiconductor die.

11. The packaged semiconductor device apparatus of claim 7 , wherein:

a surface of the conductive paddle is exposed through the molding compound on a second side of the packaged semiconductor device apparatus, the second side of the packaged semiconductor device apparatus being opposite the first side of the packaged semiconductor device apparatus.

12. The packaged semiconductor device apparatus of claim 7 , wherein the conductive clip is monolithic.

13. The packaged semiconductor device apparatus of claim 7 , wherein the conductive clip includes a first piece and a second piece, the first piece of the conductive clip being disposed between the semiconductor die and the second piece of the conductive clip, the first piece of the conductive clip being coupled to the semiconductor die and the second piece of the conductive clip being coupled to the first piece of the conductive clip.

14. The packaged semiconductor device apparatus of claim 13 , wherein:

the first portion of the conductive clip includes the first piece of the conductive clip and a first portion of the second piece of the conductive clip;

the second portion of the conductive clip includes a second portion of the second piece of the conductive clip; and

the third portion of the conductive clip includes a third portion of the second piece of the conductive clip.

15. A packaged semiconductor device apparatus comprising:

a conductive paddle;

a semiconductor die coupled with the conductive paddle, the conductive paddle including a surface coupled with the semiconductor die and arranged in a first plane;

a monolithic conductive clip including a first portion with a first thickness, a second portion with a second thickness, and a third portion with a third thickness, the first thickness being greater than the second thickness and greater than the third thickness, the second thickness being greater than the third thickness, the first portion being coupled with the semiconductor die;

a molding compound encapsulating the semiconductor die and at least partially encapsulating the conductive paddle and the monolithic conductive clip,

a surface of the monolithic conductive clip being exposed through the molding compound on a first side of the packaged semiconductor device apparatus, the surface of the monolithic conductive clip exposed through the molding compound including a surface of the first portion of the monolithic conductive clip, a surface of the second portion of the monolithic conductive clip, and a surface of the third portion of the monolithic conductive clip; and

a surface of the conductive paddle being exposed through the molding compound on a second side of the packaged semiconductor device apparatus, the second side of the packaged semiconductor device apparatus being opposite the first side of the packaged semiconductor device apparatus; and

a signal lead at least partially encapsulated in the molding compound, the third portion of the monolithic conductive clip being coupled with the signal lead, the signal lead having a surface coupled with the third portion of the monolithic conductive clip and arranged in a second plane, the second plane being different than the first plane.

16. The packaged semiconductor device apparatus of claim 15 , wherein the first thickness is at least twice the second thickness.

17. The packaged semiconductor device apparatus of claim 15 , wherein the second plane is:

parallel to and non-coplanar with the first plane; and

non-intersecting with the semiconductor die.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 058828, FRAME 0123 Recorded Aug 16, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 064615/0449 →
SECURITY INTEREST Recorded Nov 5, 2021
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 058828/0123 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2021
From: ESTACIO, MARIA CRISTINA; CABAHUG, ELSIE AGDON; MANATAD, ROMEL N.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 056950/0626 →