IP Library Granted Patent US 12,002,508
Granted Patent B2
US 12,002,508 · App. 17/450,940 · Granted Jun 4, 2024

On-chip non-volatile memory (NVM) search

Inventors: Eran Sharon (Rishon Lezion, IL); Alon Marcu (Tel-Mond, IL); Shay Benisty (Beer Sheva, IL); Judah Gamliel Hahn (Ofra, IL); Idan Alrod (Herzeliya, IL); Alexander Bazarsky (Holon, IL); Ariel Navon (Revava, IL); Ran Zamir (Ramat Gan, IL)
Assignee: Western Digital Technologies, Inc.
G11C11/5628G06F9/3004G11C8/16G11C11/065H03K19/1776H03K19/21
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,002,508
App. No.
17/450,940
Granted
Jun 4, 2024
Kind
B2
Abstract

The disclosure relates in some aspects to on-chip processing circuitry formed within the die of a non-volatile (NVM) array to perform data searches. In some aspects, the die includes components configured to sense wordlines of stored data in the NVM array by applying voltages on the wordlines serially, and then search for an input data pattern within the serially-sensed wordlines. In some examples, the components of the die include latches and circuits configured to perform bitwise latch logic search operations. In other examples, the search components are configured with under-the-array or next-to-the-array dedicated search circuitry that uses registers and/or random access memory (RAM). Other aspects relate to a separate controller device for controlling the on-chip NVM search operations. For example, the controller may determine whether to search for data using search components of the NVM die or processors of the controller based, e.g., on a degree of fragmentation of data.

Claims (42)

1. An apparatus, comprising:

a non-volatile memory (NVM) die configured to store scrambled data that has been scrambled using a scrambling pattern that is a function of a storage unit index; and

a processor configured to:

receive a search command from a host comprising a search pattern identifying information to search for within the scrambled data;

send the search command to the NVM die;

control the NVM die to search for the information within the scrambled data stored on the NVM die by using the search pattern and the scrambling pattern that is the function of the storage unit index to identify the information within the scrambled data that matches the search pattern without first unscrambling the scrambled data; and

receive search results from the NVM die.

2. The apparatus of claim 1 , wherein the storage unit index is one or more of a wordline index or a page index.

3. The apparatus of claim 1 , wherein the processor is further configured to send non-symmetrical data to the NVM die for scrambling in accordance with the scrambling pattern and for storing a scrambled version of the non-symmetrical data.

4. An apparatus, comprising:

a component configured to obtain a search command identifying information to search for within data on a non-volatile memory (NVM) die coupled to the apparatus; and

a processor configured to:

determine whether to search for the information using search circuitry within the NVM die or instead using a search component of the apparatus;

in response to a determination to search using the search circuitry within the NVM die, control the NVM die to search for the information using the search circuitry of the NVM die by being further configured to subdivide a search pattern into subdivided search patterns and to submit a first one of the subdivided search patterns to the NVM die for searching by the search circuitry of the NVM die within the data on the NVM die; and

in response to a determination to instead search for the information using the search component of the apparatus, read data from the NVM die and search for the information within the data using the search component of the apparatus.

5. The apparatus of claim 4 , wherein the apparatus is further configured to determine whether to search for the information using the search circuitry within the NVM die or instead using the search component of the apparatus based on a characteristic of the search command and/or a structure of the data on the NVM die.

6. The apparatus of claim 5 , wherein the one or more of the characteristic of the search command or the structure of the data on the NVM die comprises one or more of: a degree a fragmentation of data on the NVM die; a complexity of a search criteria of the search command; a size of a search pattern specified in the search command; a complexity of a search pattern specified in the search command; a measure of sequentiality of data on the NVM die; and an allowable number of flipped bits in matching search data.

7. The apparatus of claim 4 ,

wherein the search circuitry of the NVM die includes (a) latch-based circuitry configured to perform latch logic search operations using one or more latches of the NVM die, and (b) extra-array search circuitry configured to search for the information using random access memory (RAM) of the NVM die or storage registers of the NVM die; and

wherein the apparatus is further configured to determine, based on one or more of a characteristic of the search command or a structure of the data stored on the NVM die, whether to control the search circuitry of the NVM die to use the latch-based circuitry or to instead use the extra-array search circuitry to search for the information.

8. An apparatus, comprising:

a non-volatile memory (NVM) die comprising search circuitry configured to search for information within data stored on the NVM die; and

a processor configured to:

determine a parameter representative of one or more of a size or a complexity of a search pattern;

determine whether the parameter exceeds a corresponding threshold;

in response to a determination that the search pattern exceeds the threshold, subdivide the search pattern into subdivided search patterns and (a) submit a first one of the subdivided search patterns to the NVM die for searching by the search circuitry of the NVM die within the data stored on the NVM die and (b) read at least some of the data stored on the NVM die and search within the read data using a second one of the subdivided search patterns; and

in response to a determination that the search pattern does not exceed the threshold, submit the entire search pattern to the NVM die for searching by the search circuitry of the NVM die within the data stored on the die.

9. The apparatus of claim 8 , wherein the parameter is representative of the size of the search pattern, and wherein the corresponding threshold is a size threshold.

10. The apparatus of claim 9 , wherein the size threshold is representative of a size of a wordline within the NVM die.

11. The apparatus of claim 8 , wherein the parameter is representative of the complexity of the search pattern, and wherein the corresponding threshold is a complexity threshold.

12. The apparatus of claim 11 , wherein the complexity threshold is representative of a maximum number of search criteria within the search pattern.

13. The apparatus of claim 1 , wherein the processor is further configured to control the NVM die to search for the information within the scrambled data stored on the NVM die by scrambling the search pattern using the scrambling pattern and then applying the scrambled search pattern to the scrambled data to identify the information within the scrambled data that matches the scrambled search pattern.

14. The apparatus of claim 1 , wherein the processor is further configured to send a particular storage unit index to the NVM die along with the search command and to control the NVM die to search for the information within the scrambled data stored on the NVM die by using the particular storage unit index and the scrambling pattern.

15. The apparatus of claim 4 ,

wherein the NVM die is configured to store scrambled data that has been scrambled using a scrambling pattern; and

wherein the processor is further configured to control the NVM die, in response to the determination to search using the search circuitry within the NVM die, to search for the information by using the search pattern and a scrambling pattern to identify the information within the scrambled data without first unscrambling the scrambled data.

16. The apparatus of claim 15 , wherein the processor is further configured to control the NVM die to search for the information within the scrambled data stored on the NVM die by scrambling the search pattern using the scrambling pattern and then applying the scrambled search pattern to the scrambled data to identify the information within the scrambled data that matches the scrambled search pattern.

17. The apparatus of claim 15 ,

wherein the scrambling pattern is a function of a storage unit index; and

wherein the processor is further configured to send a particular storage unit index to the NVM die along with the search pattern and to control the NVM die to search for the information within the scrambled data by using the particular storage unit index and the scrambling pattern.

18. The apparatus of claim 17 , wherein the storage unit index is one or more of a wordline index or a page index.

19. The apparatus of claim 4 , wherein the processor is further configured to read at least some of the data stored on the NVM die and search within the read data from the NVM using a second one of the subdivided search patterns.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2025
From: SANDISK TECHNOLOGIES, INC.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 070776/0307 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 058426 FRAME 0815 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058965/0679 →
SECURITY INTEREST Recorded Dec 9, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 058426/0815 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2021
From: SHARON, ERAN; MARCU, ALON; BENISTY, SHAY; HAHN, JUDAH GAMLIEL; ALROD, IDAN; BAZARSKY, ALEXANDER; NAVON, ARIEL; ZAMIR, RAN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 057800/0090 →
Continuity (2)
Continuation 16232639 · Dec 26, 2018
Related Publication 20220036945A1 · Feb 3, 2022