IP Library › Granted Patent US 12,615,322
Granted Patent B2
US 12,615,322 · App. 17/500,576 · Granted Apr 28, 2026

Multiple time domain network device translation

Inventors: Daniel Christian Biederman (Saratoga, CA); Mark Bordogna (Andover, MA); Srinivasan S. Iyengar (Fremont, CA)
Assignee: Intel Corporation
H04L69/28
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,615,322
App. No.
17/500,576
Granted
Apr 28, 2026
Kind
B2
Abstract

Examples described herein relate to a network interface device that includes circuitry to determine a target time domain in which to translate a time stamp associated with a workload and identify the target time domain to cause translation of the time stamp associated with the workload to the target time domain. In some examples, the network interface device stores time domain translation parameters of time stamps from a first time domain to one or more time domains and the network interface device translates the time stamp from the first time domain to the one or more time domains. In some examples, the network interface device comprises circuitry to store time domain translation parameters of time stamps from a first time domain to one or more time domains and the server is to perform translation of the time stamp from the first time domain to the one or more time domains based on the time domain translation parameters.

Claims (51)

1 . An apparatus comprising:

a network interface device comprising:

a network interface;

a direct memory access (DMA) circuitry;

a host interface; and

circuitry to translate a time stamp associated with a packet received by the network interface from a first time domain to a second time domain, wherein:

the second time domain is associated with a host system coupled to the host interface or a second process executed by the host system,

a third time domain is associated with a second process,

based on receipt of a second packet from a device in the first time domain to be processed by the second process, the circuitry is to perform a translation of a time stamp of the second packet from the first time domain to the third time domain based on time domain translation parameters,

a fourth time domain is associated with a third process,

based on receipt of a third packet in a fifth time domain to be processed by the third process, the circuitry is to perform translation of a time stamp of the third packet from the fifth time domain to the fourth time domain.

2 . The apparatus of claim 1 , wherein

the network interface device comprises second circuitry to store time domain translation parameters of time stamps from the first time domain to the second time domain,

and

the host system is to process content of the received packet based on the translated time stamp in the second time domain.

3 . The apparatus of claim 1 , wherein the second host system or the second process is to process content of the received packet by performance of two or more of: packet transmission scheduling, telemetry collection, cryptography operation, packet arrival time update, histogram collection, or packet departure time update.

4 . The apparatus of claim 1 , wherein the network interface device comprises one or more of: an infrastructure processing unit (IPU), data processing unit (DPU), smartNIC, forwarding element, switch, router, network interface controller, or network-attached appliance.

5 . The apparatus of claim 1 , comprising the host system, wherein the host system is to execute the second process to process content of the received packet based on the translated time stamp by performance of two or more of: packet transmission scheduling, telemetry collection, cryptography operation, packet arrival time update, histogram collection, or packet departure time update.

6 . The apparatus of claim 5 , comprising a data center, wherein the data center comprises the host system and the time stamp is based on a clock signal utilized by the host system that sent the packet to the network interface device.

7 . The apparatus of claim 1 , wherein the circuitry is to perform translation of the time stamp associated with the received packet from the first time domain to the second time domain based on time parameters and wherein the time parameters comprise variables to apply to correlate time stamps in the first time domain to the second time domain.

8 . The apparatus of claim 1 , wherein the host system is to offload performance of time stamp translation to the circuitry of the network interface device.

9 . A method comprising:

in a network interface device, performing a translation of a time stamp of a received packet from a device in a first time domain to a second time domain, wherein:

the network interface device comprises a network interface, a direct memory access (DMA) circuitry, and a host interface and

the second time domain is associated with a server coupled to the host interface or associated with a process executed by the server;

at the server, processing content of the received packet based on the translated time stamp in the second time domain,

a third time domain is associated with a second process executed by the server,

based on receipt of a second packet from the device in the first time domain to be processed by the second process, the network interface device performing a translation of a time stamp of the second packet from the first time domain to the third time domain based on time domain translation parameters,

a fourth time domain is associated with a third process executed by the server, and

based on receipt of a third packet from a device in a fifth time domain to be processed by the third process, the network interface device performing a translation of a time stamp of the third packet from the fifth time domain to the fourth time domain.

10 . The method of claim 9 , comprising:

in the network interface device, storing time domain translation parameters of time stamps from the first time domain to the second time domain.

11 . The method of claim 10 , wherein performing translation of the time stamp from the first time domain to the second time domain comprises the network interface device performing translation of the time stamp from the first time domain to the second time domain based on the time domain translation parameters and wherein the time domain translation parameters comprise variables to apply to correlate time stamps in the first time domain to the second time domain.

12 . The method of claim 10 , wherein performing translation of the time stamp from the first time domain to the second time domain comprises the network interface device providing time domain translation parameters to the server and comprising:

the server performing translation of the time stamp from the first time domain to the second time domain based on the time domain translation parameters.

13 . The method of claim 10 , wherein performing translation of a time stamp from the first time domain to the second time domain comprises the network interface device providing the time domain translation parameters to the server and comprising a process, executed by the server, performing translation of the time stamp from the first time domain to the second time domain based on the time domain translation parameters.

14 . The method of claim 9 , wherein the processing content of the received packet comprises one or more of: packet transmission scheduling, telemetry collection, cryptography operation, packet arrival time update, histogram collection, or packet departure time update.

15 . The method of claim 9 , wherein the network interface device comprises one or more of: an infrastructure processing unit (IPU), data processing unit (DPU), smartNIC, forwarding element, switch, router, network interface controller, or network-attached appliance.

16 . At least one non-transitory computer-readable medium comprising instructions stored thereon, that if executed by one or more processors, cause the one or more processors to:

configure a network interface device to perform a translation of a time stamp of a packet from a first time domain to a second time domain and/or provide time domain translation parameters to a server to perform the translation of the time stamp from the first time domain to the second time domain, wherein:

the network interface device comprises a network interface, a direct memory access (DMA) circuitry, and a host interface and

the second time domain is associated with a server coupled to the host interface and/or associated with a process executed by the server;

the server is to process the packet based on the translated time stamp in at least the second time domain,

a third time domain is associated with a second process executed by the server,

based on receipt of a second packet from a device in the first time domain to be processed by the second process, the network interface device is to perform translation of a time stamp of the second packet from the first time domain to the third time domain based on time domain translation parameters,

a fourth time domain is associated with a third process executed by the server, and

based on receipt of a third packet from a device in a fifth time domain to be processed by the third process, the network interface device performing translation of a time stamp of the third packet from the fifth time domain to the fourth time domain.

17 . The computer-readable medium of claim 16 , wherein the first time domain comprises a timer domain of the network interface device.

18 . The computer-readable medium of claim 16 , wherein the translation of the time stamp is based on the time domain translation parameters.

19 . The computer-readable medium of claim 16 , wherein, at the server, the translation of the time stamp from the first time domain to one or more other time domains is performed by one or more of: a virtual machine, container, microservice, serverless application, or application.

20 . The computer-readable medium of claim 16 , wherein the server is to offload performance of time stamp translation to the network interface device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2021
From: BIEDERMAN, DANIEL CHRISTIAN; BORDOGNA, MARK; IYENGAR, SRINIVASAN S.
To: INTEL CORPORATION
Reel/Frame 058181/0246 →
Continuity (2)
Provisional Application 63174782 · Apr 14, 2021
Related Publication 20220337683A1 · Oct 20, 2022
References Cited (63)
US 5535193A · Zhang et al. · 1996 [cited by applicant]
US 5579513A · Strohmer · 1996 [cited by applicant]
US 6556832B1 · Soliman · 2003 [cited by applicant]
US 7103072B1 · Sloan · 2006 [cited by examiner]
US 7590151B2 · Middleton et al. · 2009 [cited by applicant]
US 7903694B2 · Defrance et al. · 2011 [cited by applicant]
US 9003220B2 · Chandhoke et al. · 2015 [cited by applicant]
US 9058135B1 · Schumacher et al. · 2015 [cited by applicant]
US 11693448B2 · Bordogna et al. · 2023 [cited by applicant]
US 20010055311A1 · Trachewsky et al. · 2001 [cited by applicant]
US 20020039370A1 · Elliot · 2002 [cited by applicant]
US 20030117899A1 · Eidson · 2003 [cited by applicant]
US 20030177154A1 · Vrancic · 2003 [cited by applicant]
US 20040049706A1 · Strong · 2004 [cited by applicant]
US 20040062278A1 · Hadzic et al. · 2004 [cited by applicant]
US 20050228902A1 · Lienhart et al. · 2005 [cited by applicant]
US 20070038999A1 · Millington · 2007 [cited by applicant]
US 20070266119A1 · Ohly · 2007 [cited by applicant]
US 20080270800A1 · Krober et al. · 2008 [cited by applicant]
US 20100103781A1 · Rai et al. · 2010 [cited by applicant]
US 20100118895A1 · Radulescu · 2010 [cited by applicant]
US 20100158183A1 · Hadzic et al. · 2010 [cited by applicant]
US 20100177763A1 · Stok et al. · 2010 [cited by applicant]
US 20110276994A1 · Higgins et al. · 2011 [cited by applicant]
US 20120030495A1 · Chandhoke et al. · 2012 [cited by applicant]
US 20130125118A1 · Niesser et al. · 2013 [cited by applicant]
US 20130301635A1 · Hollabaugh et al. · 2013 [cited by applicant]
US 20130318390A1 · Takehara · 2013 [cited by applicant]
US 20140098684A1 · Diab · 2014 [cited by examiner]
US 20140143582A1 · Kindred et al. · 2014 [cited by applicant]
US 20140313289A1 · Kim et al. · 2014 [cited by applicant]
US 20140355628A1 · Akhlaq et al. · 2014 [cited by applicant]
US 20150163049A1 · Nors · 2015 [cited by applicant]
US 20150277989A1 · Laborde et al. · 2015 [cited by applicant]
US 20160014373A1 · LaFata · 2016 [cited by examiner]
US 20160062936A1 · Brassac et al. · 2016 [cited by applicant]
US 20160072883A1 · Long et al. · 2016 [cited by applicant]
US 20160112182A1 · Karnes · 2016 [cited by examiner]
US 20160170439A1 · Aweya · 2016 [cited by applicant]
US 20160170440A1 · Aweya · 2016 [cited by applicant]
US 20160231770A1 · Mallada et al. · 2016 [cited by applicant]
US 20170237512A1 · Galea et al. · 2017 [cited by applicant]
US 20170286359A1 · McGowan · 2017 [cited by examiner]
US 20170315582A1 · Zhang et al. · 2017 [cited by applicant]
US 20170330278A1 · Radulescu · 2017 [cited by applicant]
US 20180227080A1 · Stein et al. · 2018 [cited by applicant]
US 20190045475A1 · Kasichainula · 2019 [cited by applicant]
US 20190140815A1 · Faist · 2019 [cited by examiner]
US 20190208381A1 · Booij et al. · 2019 [cited by applicant]
US 20190332137A1 · Benjamini et al. · 2019 [cited by applicant]
US 20200033906A1 · Maddukuri et al. · 2020 [cited by applicant]
US 20200133330A1 · Bordogna et al. · 2020 [cited by applicant]
KR 1020200073983A · 2020 [cited by applicant]
M. N. Horak, S. M. Nowick, M. Carlberg and U. Vishkin, “A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and System… [cited by examiner]
H. Li, G. Shou, Y. Hu and Y. Liu, “SDN/NFV Enhanced Time Synchronization in Packet Networks,” in IEEE Systems Journal, vol. 15, No. 4, pp. 5634-5645, Dec. 2021. (Year: 2021). [cited by examiner]
International Search Report and Written Opinion for PCT Patent Application No. PCT/US22/20813, Mailed Jun. 24, 2022, 14 pages. [cited by applicant]
Sebastian Stieber et al., ‘Accurate Sample Time Reconstruction of Inertial FIFO Data’, MDPI, sensor, Dec. 13, 2017, doi:10.3390/s17122894. [cited by applicant]
Final Office Action for U.S. Appl. No. 16/726,684, Mailed Sep. 9, 2022, 13 pages. [cited by applicant]
First Office Action for U.S. Appl. No. 16/726,684, Mailed Mar. 18, 2022, 11 pages. [cited by applicant]
Garner, Geoffrey M., “IEEE 1588 Version 2”, ISPCS Ann Arbor '08, Sep. 24, 2008, 89 pages. [cited by applicant]
Intel, “Intel 64 and IA-32 Architectures Software Developer's Manual, Combined vols. 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4, Section 17.17 Time-Stamp Counter”, vol. 3B-17-41, May 2020, pp. 3431-3433, 3 pages. [cited by applicant]
Solomon, Richard, “Express Yourself—Spring Ahead”, SYNOPSYS, https://blogs.synopsys.com/expressyourself/2014/03/09/spring-ahead/, posted Mar. 9, 2014, 4 pages. [cited by applicant]
First Office Action for U.S. Appl. No. 18/198,150, Mailed Jun. 12, 2024, 8 pages. [cited by applicant]