IP Library Granted Patent US 11,640,807
Granted Patent B2
US 11,640,807 · App. 17/521,100 · Granted May 2, 2023

Display device

Inventors: Hidetomo Kobayashi (Kanagawa, JP); Kei Takahashi (Kanagawa, JP); Shunpei Yamazaki (Tokyo, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G09G3/3648G02B27/01G02F1/1343G02F1/136286G06F1/1652G09G3/3233H01L27/124H01L27/1225H01L29/78648H04M1/0268G02F1/1303G02F1/13452G02F1/13458G02F1/13606G02F1/133391G02F1/133602G02F2201/52G09G2300/0426G09G2300/0452G09G2310/0264G09G2320/0223
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,640,807
App. No.
17/521,100
Granted
May 2, 2023
Kind
B2
Abstract

A display device with favorable display quality is provided. A display portion where a plurality of pixels is arranged in a matrix is divided into Region A and Region B, i.e., regions on the upstream side and the downstream side of a scanning direction. A signal line for supplying an image signal is provided in each of Region A and Region B. Region A and Region B adjoin each other such that a boundary line showing the boundary between the regions is bent. Bending the boundary line suppresses formation of a stripe in a boundary portion. For example, in a given column, the total number of pixels electrically connected to a signal line in Region A is made different from the total number of pixels electrically connected to a signal line in Region B.

Claims (62)

1. A head-mounted display device comprising:

a housing;

a display device covered by the housing;

a means for fixing the head-mounted display device on a user's head;

a button;

a lens;

a battery; and

a camera,

wherein the display device comprises a display panel, the display panel comprising:

a substrate;

a first display region over the substrate;

a first gate driver circuit electrically connected to the first display region over the substrate;

a second gate driver circuit electrically connected to the first display region over the substrate;

a source driver circuit electrically connected to the first display region over the substrate;

a single flexible printed circuit over the substrate; and

a demultiplexer,

wherein a first gate wiring is electrically connected to the first gate driver circuit, a gate of a first transistor in a pixel in the first display region, and the second gate driver circuit,

wherein the first display region comprises a liquid crystal element,

wherein each of the first gate driver circuit and the second gate driver circuit comprises a transistor comprising polycrystalline silicon in a channel formation region,

wherein the demultiplexer is directly connected to an output terminal of the source driver circuit,

wherein the source driver circuit is bonded to the substrate via a chip on glass method, and

wherein the pixel in the first display region has an aperture ratio higher than 29% and lower than 45.6%.

2. A head-mounted display device comprising:

a main body; and

a display panel, covered by the main body, comprising:

a glass substrate;

a first display region over the glass substrate;

a first gate driver circuit electrically connected to the first display region over the glass substrate;

a second gate driver circuit electrically connected to the first display region over the glass substrate;

a source driver circuit electrically connected to the first display region;

a single flexible printed circuit over the glass substrate; and

a demultiplexer,

wherein a first gate wiring is electrically connected to the first gate driver circuit, a gate of a first transistor in a pixel in the first display region, and the second gate driver circuit,

wherein the first display region comprises a liquid crystal element,

wherein at least one of the first gate driver circuit and the second gate driver circuit comprises a transistor comprising polycrystalline silicon in a channel formation region,

wherein the demultiplexer is directly connected to an output terminal of the source driver circuit,

wherein the source driver circuit is bonded to the glass substrate via a chip on glass method, and

wherein the pixel in the first display region has an aperture ratio higher than 29% and lower than 45.6%.

3. A head-mounted display device comprising:

a button;

a lens;

a housing;

a first display region;

a second display region;

a first gate driver circuit electrically connected to the first display region;

a second gate driver circuit electrically connected to the first display region;

a source driver circuit electrically connected to the first display region;

a third gate driver circuit electrically connected to the second display region;

a fourth gate driver circuit electrically connected to the second display region;

a flexible printed circuit; and

a demultiplexer,

wherein a first gate wiring is electrically connected to the first gate driver circuit, a gate of a first transistor in a pixel in the first display region, and the second gate driver circuit,

wherein each of the first display region and the second display region comprises a liquid crystal element,

wherein at least one of the first gate driver circuit and the second gate driver circuit comprises a transistor comprising polycrystalline silicon in a channel formation region, and

wherein the demultiplexer is directly connected to an output terminal of the source driver circuit.

4. The head-mounted display device according to claim 1 ,

wherein an area of the first display region is equal to an area of a second display region.

5. The head-mounted display device according to claim 2 ,

wherein an area of the first display region is equal to an area of a second display region.

6. The head-mounted display device according to claim 3 ,

wherein an area of the first display region is equal to an area of the second display region.

7. The head-mounted display device according to claim 3 , wherein the pixel in the first display region has an aperture ratio higher than 29% and lower than 45.6%.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2021
From: KOBAYASHI, HIDETOMO; TAKAHASHI, KEI; YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 058046/0745 →
Priority Claims (2)
JP 2017-005376 · Jan 16, 2017 · national
JP 2017-005407 · Jan 16, 2017 · national
Continuity (3)
Continuation 16901129 · Jun 15, 2020
Continuation 15866880 · Jan 10, 2018
Related Publication 20220059045A1 · Feb 24, 2022