IP Library › Granted Patent US 11,587,523
Granted Patent B2
US 11,587,523 · App. 17/535,785 · Granted Feb 21, 2023

Electro-optical panel controlling driving sequences in demultiplex driving

Inventor: Kota Mochizuki (Chino, JP)
Assignee: SEIKO EPSON CORPORATION
G09G3/3688G09G3/32G09G2300/0408G09G2310/0275G09G2310/0297
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,587,523
App. No.
17/535,785
Granted
Feb 21, 2023
Kind
B2
Abstract

A circuit device includes: a selection signal output circuit configured to output a selection signal based on first to fourth driving sequences in demultiplex driving, and a data line driving circuit configured to output first to fourth data signals to a data signal supply line in order of the first to fourth driving sequences. In the first driving sequence, the selection signal output circuit activates an i-th selection signal, and the data line driving circuit outputs an i-th data signal to an i-th data line. At this stage of operation, after the first to fourth driving sequences, a rewriting operation in which the selection signal output circuit activates the i-th selection signal, and the data line driving circuit outputs the i-th data signal to the i-th data line is performed.

Claims (25)

1. A circuit device comprising:

a selection signal output circuit configured to output first to n-th selection signals, for controlling electrically connecting first to n-th data lines of an electro-optical panel and a data signal supply line of the electro-optical panel based on first to n-th driving sequences in demultiplex driving, to a switching circuit disposed between the first to n-th data lines and the data signal supply line, n being an integer equal to or more than 3; and

a data line driving circuit configured to output first to n-th data signals corresponding to the first to n-th data lines to the data signal supply line in order of the first to n-th driving sequences, wherein

in the first driving sequence among the first to n-th driving sequences, the selection signal output circuit activates an i-th selection signal among the first to n-th selection signals, and the data line driving circuit outputs an i-th data signal among the first to n-th data signals to an i-th data line among the first to n-th data lines, i being an integer not less than 1 and not greater than n,

after the first to n-th driving sequences, a rewriting operation in which the selection signal output circuit activates the i-th selection signal, and the data line driving circuit outputs the i-th data signal to the i-th data line is performed,

in the second driving sequence among the first to n-th driving sequences, the selection signal output circuit activates a j-th selection signal among the first to n-th selection signals, and the data line driving circuit writes a j-th data signal among the first to n-th data signals in a j-th data line among the first to n-th data lines, j being an integer not less than 1 and not greater than n, j being not equal to i,

after the first to n-th driving sequences, the rewriting operation in which the selection signal output circuit activates the j-th selection signal, and the data line driving circuit outputs the j-th data signal to the j-th data line is performed,

the rewriting operation includes a rewriting operation in an n+1-th driving sequence and a rewriting operation in an n+2-th driving sequence after the first to n-th driving sequences, and

in the n+1-th driving sequence, the selection signal output circuit activates the j-th selection signal, and the data line driving circuit rewrites the j-th data signal in the j-th data line, and in the n+2-th driving sequence, the selection signal output circuit activates the i-th selection signal, and the data line driving circuit rewrites the i-th data signal in the i-th data line.

2. The circuit device according to claim 1 , wherein

in a pre-charge period before the first to n-th driving sequences, the selection signal output circuit activates the first to n-th selection signals, and the data line driving circuit outputs a pre-charge voltage to the first to n-th data lines.

3. The circuit device according to claim 2 , wherein

the pre-charge voltage is a negative polarity voltage in polarity inversion driving, and

the selection signal output circuit and the data line driving circuit perform the rewriting operation in a positive polarity driving period in the polarity inversion driving.

4. The circuit device according to claim 3 , wherein

in a negative polarity driving period in the polarity inversion driving, the rewriting operation is disabled.

5. The circuit device according to claim 1 , comprising a register configured to store an enable signal for the rewriting operation, and

when the enable signal stored in the register indicates enabling of the rewriting operation, the selection signal output circuit and the data line driving circuit perform the rewriting operation.

6. The circuit device according to claim 1 , comprising a multiplexing circuit configured to multiplex first to n-th pixel data corresponding to the first to n-th data signals in the first to n-th driving sequences, and to further multiplex an i-th pixel data among the first to n-th pixel data after the first to n-th driving sequences, and

the data line driving circuit comprises:

a D/A converter circuit configured to perform D/A conversion of output data of the multiplexing circuit; and

an amplifier circuit configured to output an output signal of the D/A converter circuit to the data signal supply line after buffering or amplifying the output signal of the D/A converter circuit.

7. An electro-optical device comprising:

the circuit device; and

the electro-optical panel according to claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2021
From: MOCHIZUKI, KOTA
To: SEIKO EPSON CORPORATION
Reel/Frame 058212/0502 →
Priority Claims (1)
JP JP2020-196630 · Nov 27, 2020 · national
Continuity (1)
Related Publication 20220172691A1 · Jun 2, 2022
Cited By (1)
US 12,646,482