IP Library › Granted Patent US 12,646,482
Granted Patent B2
US 12,646,482 · App. 19/248,513 · Granted Jun 2, 2026

Electro-optical device and electronic apparatus

Inventor: Masahito Yoshii (Chitose, JP)
Assignee: SEIKON EPSON CORPORATION
G09G3/3688G09G2300/0814G09G2310/0297G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,646,482
App. No.
19/248,513
Granted
Jun 2, 2026
Kind
B2
Abstract

An electro-optical device includes data lines grouped into a set of three lines, a data signal line to which a data signal according to gradation of a pixel is supplied in a time-division manner, corresponding to the three data lines, selection signal lines to each of which a selection signal is supplied, inversion selection signal lines to each of which an inversion selection signal of the selection signal is sequentially supplied, the inversion selection signal lines forming pairs with the selection signal lines, a transistor being in an on state or an off state between the data line and the data signal line, according to a selection signal supplied to one selection signal line, and a light shielding film overlapping with the selection signal lines and the inversion selection signal lines in plan view and being maintained at a predetermined potential.

Claims (31)

1 . An electro-optical device comprising:

a plurality of data lines including k data lines being grouped, k being an integer equal to or greater than 2;

a data signal line to which a data signal according to gradation of a pixel is supplied, in a time-division manner, corresponding to the k data lines;

k selection signal lines to each of which a selection signal is supplied;

k inversion selection signals to each of which an inversion selection signal of the selection signal is supplied, the k inversion selection signal lines forming pairs with the k selection signal lines;

a first switching element being provided corresponding to the plurality of data lines in an one-on-one manner, being in an on state or an off state between the data signal line and one data line, according to a selection signal supplied to one selection signal line among the k selection signal lines; and

a constant potential wiring line overlapping with the k selection signal lines and the k inversion selection signal lines in plan view and being maintained at a predetermined potential.

2 . The electro-optical device according to claim 1 , wherein

the constant potential wiring line has a light shielding property, and

the constant potential wiring line surrounds a display region in which a plurality of pixel circuits are arrayed, in plan view.

3 . The electro-optical device according to claim 2 , further comprising:

a scanning line, wherein

the pixel circuit includes a second switching element, an electro-optical element, and a storage capacitor,

the second switching element is in an on state or an off state between the data line and one end of the electro-optical element, according to a potential of the scanning line,

the electro-optical element has an optical property according to a voltage at the one end and an other end of the electro-optical element,

the storage capacitor retains a voltage at the one end of the electro-optical element, and

the constant potential wiring line and an end of the storage capacitor are electrically coupled to each other.

4 . The electro-optical device according to claim 1 , wherein

the first switching element is a P-channel transistor or an N-channel transistor.

5 . The electro-optical device according to claim 4 , further comprising:

an NOT circuit provided corresponding to the plurality of data lines in one-one-one manner, wherein

the first switching element is the N-channel transistor,

the NOT circuit corresponding to one data line among the plurality of data lines inverts a logic level of an inversion selection signal supplied to one inversion selection signal line among the k inversion selection signal lines, and

a merged signal is supplied to a gate node of the N-channel transistor, the merged signal being a combination of an inversion signal supplied to one selection signal line forming a pair with the one inversion selection signal line and an output signal of the NOT circuit corresponding to the one data line.

6 . The electro-optical device according to claim 1 , wherein

the first switching element is a transmission gate obtained by combining a P-channel transistor and an N-channel transistor.

7 . The electro-optical device according to claim 6 , further comprising:

an NOT circuit provided corresponding to the plurality of data lines in one-on-one manner, wherein

a selection signal supplied to one selection signal line among the k selection signal lines is supplied to a gate node of the N-channel transistor in the first switching element corresponding to one data line among the plurality of data lines, and

the NOT circuit corresponding to the one data line inverts a logic level of a selection signal supplied to the one selection signal line, and supplies the selection signal to a gate node of the P-channel transistor in the first switching element corresponding to the one data line and an inversion selection signal line forming a pair with the one selection signal line.

8 . An electronic apparatus comprising the electro-optical device according to claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2025
From: YOSHII, MASAHITO
To: SEIKO EPSON CORPORATION
Reel/Frame 071525/0639 →
Priority Claims (1)
JP 2024-104904 · Jun 28, 2024 · national
Continuity (1)
Related Publication 20260004754A1 · Jan 1, 2026
References Cited (13)
US 6680721B2 · Murade · 2004 [cited by examiner]
US 11587523B2 · Mochizuki · 2023 [cited by examiner]
US 20060087488A1 · Ito · 2006 [cited by examiner]
US 20080180374A1 · Yoshimoto · 2008 [cited by examiner]
US 20120223876A1 · Kitazawa · 2012 [cited by examiner]
US 20130127930A1 · Nishio · 2013 [cited by examiner]
US 20160125820A1 · Ito · 2016 [cited by examiner]
US 20180090085A1 · Enami · 2018 [cited by examiner]
US 20180158431A1 · Fujikawa · 2018 [cited by examiner]
US 20200043392A1 · Fujikawa · 2020 [cited by examiner]
US 20200105219A1 · Fujikawa · 2020 [cited by examiner]
US 20210278735A1 · Fujikawa · 2021 [cited by examiner]
JP 2007240830 · 2007 [cited by applicant]