IP Library › Granted Patent US 12,300,643
Granted Patent B2
US 12,300,643 · App. 17/537,822 · Granted May 13, 2025

Solder stop feature for electronic devices

Inventors: Ivan Nikitin (Regensburg, DE); Adrian Lis (Regensburg, DE); Peter Scherl (Regensburg, DE); Achim Althaus (Regensburg, DE)
Assignee: Infineon Technologies AG
H01L24/05H01L23/49838H01L24/04H05K1/11H01L23/49811H01L24/06H01L24/40H01L2224/04034H01L2224/05552H01L2224/05556H01L2224/0603H01L2224/40475H05K1/18H05K2201/0939H05K2201/10196H05K2201/10363
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,300,643
App. No.
17/537,822
Granted
May 13, 2025
Kind
B2
Abstract

Described are solder stop features for electronic devices. An electronic device may include an electrically insulative substrate, a metallization on the electrically insulative substrate, a metal structure attached to a first main surface of the metallization via a solder joint, and a concavity formed in a sidewall of the metallization. The concavity is adjacent at least part of the solder joint and forms a solder stop. A first section of the metal structure is spaced apart from both the metallization and solder joint in a vertical direction that is perpendicular to the first main surface of the metallization. A linear dimension of the concavity in a horizontal direction that is coplanar with the metallization is at least twice the distance by which the first section of the metal structure is spaced apart from the first main surface of the metallization in the vertical direction. Additional solder stop embodiments are described.

Claims (15)

1. An electronic device, comprising:

an electrically insulative substrate;

a metallization on the electrically insulative substrate;

a metal structure attached to a first main surface of the metallization via a solder joint; and

a concavity formed in a sidewall of the metallization,

wherein the concavity is adjacent at least part of the solder joint,

wherein a first section of the metal structure is spaced apart from both the metallization and the solder joint in a vertical direction that is perpendicular to the first main surface of the metallization,

wherein a linear dimension of the concavity in a horizontal direction that is coplanar with the metallization is at least twice the distance by which the first section of the metal structure is spaced apart from the first main surface of the metallization in the vertical direction.

2. The electronic device of claim 1 , wherein the electrically insulative substrate is an interlayer dielectric formed over a semiconductor substrate, wherein the metallization is patterned into a plurality of contact pads that are separated from one another, and wherein the concavity is formed in the sidewall of one of the contact pads to which the metal structure is attached via the solder joint.

3. The electronic device of claim 1 , wherein the electronic device is a molded semiconductor package, wherein the electrically insulative substrate is a molding compound, wherein at least part of the metallization is exposed from the molding compound, and wherein the concavity is formed in the sidewall of the part of the metallization exposed from the molding compound.

4. The electronic device of claim 1 , wherein the electrically insulative substrate is a ceramic substrate, wherein the metallization is bonded to the ceramic substrate and patterned into a plurality of sections that are separated from one another, and wherein the concavity is formed in the sidewall of a section of the patterned metallization to which the metal structure is attached via the solder joint.

5. The electronic device of claim 1 , wherein the metal structure is a shunt, a thermistor, or a metal clip.

6. The electronic device of claim 1 , wherein a second section of the metal structure is connected to the first section of the metal structure at a first end of the second section, and wherein the second section of the metal structure is attached to the metallization via the solder joint at a second end of the second section opposite the first end.

7. The electronic device of claim 6 , wherein the second section of the metal structure has a transition region over which the height of the second section increases in the vertical direction from a first height at the second end of the second section to a second height at the first end of the second section, and wherein a surface of the transition region that faces the metallization has one or more grooves that prevent the solder joint from reaching the first section of the metal structure.

8. The electronic device of claim 6 , wherein the first section of the metal structure and the second section of the metal structure comprise different materials such that the first section of the metal structure has a lower temperature coefficient between 20 and 60° C. compared to the second section of the metal structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2022
From: ALTHAUS, ACHIM; LIS, ADRIAN; NIKITIN, IVAN; SCHERL, PETER
To: INFINEON TECHNOLOGIES AG
Reel/Frame 058580/0343 →
Continuity (1)
Related Publication 20230170316A1 · Jun 1, 2023
References Cited (7)
US 9018742B2 · Nikitin · 2015 [cited by examiner]
US 10128345B2 · Kato · 2018 [cited by examiner]
US 11272617B2 · Kieslinger · 2022 [cited by examiner]
US 11533805B2 · Luu · 2022 [cited by examiner]
US 20190259925A1 · Francis · 2019 [cited by examiner]
US 20220102299A1 · Lis · 2022 [cited by examiner]
US 20230026022A1 · Nikitin · 2023 [cited by examiner]