IP Library › Granted Patent US 12,476,144
Granted Patent B2
US 12,476,144 · App. 17/544,337 · Granted Nov 18, 2025

Etch back and film profile shaping of selective dielectric deposition

Inventors: Rudy J. Wojtecki (San Jose, CA); Son Nguyen (Schenectady, NY); Balasubramanian S. Pranatharthiharan (Santa Clara, CA); Cornelius Brown Peethala (Slingerlands, NY)
Assignee: International Business Machines Corporation
H01L21/76897H01L21/76831H01L21/76879H01L23/5226
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,476,144
App. No.
17/544,337
Granted
Nov 18, 2025
Kind
B2
Abstract

Self-aligned semiconductor device structures and techniques for fabrication thereof are provided. In one aspect, a self-aligned semiconductor device structure includes: at least one first conductive element embedded in a first dielectric; a second dielectric disposed selectively on the first dielectric relative to the at least one first conductive element; and at least one second conductive element present in the second dielectric that is fully aligned with the at least one first conductive element. A liner can be disposed on the second dielectric and which separates the second dielectric from the at least one second conductive element. A method of forming a self-aligned semiconductor device structure is also provided.

Claims (12)

1 . A structure, comprising:

at least one first conductive element embedded in a first dielectric;

a second dielectric disposed selectively on the first dielectric relative to the at least one first conductive element;

at least one second conductive element present in the second dielectric that is fully aligned with the at least one first conductive element; and

a liner disposed on the second dielectric, wherein the liner is present along a top surface of the second dielectric and along only an upper portion of sidewalls of the at least one second conductive element such that the liner separates the upper portion of the at least one second conductive element from the second dielectric.

2 . The structure of claim 1 , wherein, at a juncture of the at least one first conductive element and the at least one second conductive element, sidewalls of the at least one first conductive element are aligned with sidewalls of the at least one second conductive element.

3 . The structure of claim 1 , wherein the liner comprises a material selected from the group consisting of: aluminum oxide (Al 2 O 3 ), zinc oxide (ZnO), titanium oxide (TiO 2 ), and combinations thereof.

4 . The structure of claim 1 , wherein the sidewalls of the at least one second conductive element are tapered such that a top of the at least one second conductive element has a width W 1 and a bottom of the at least one second conductive element has a width W 2 , and wherein W 1 >W 2 .

5 . The structure of claim 1 , wherein the sidewalls of the at least one second conductive element are bowed such that a top of the at least one second conductive element has a width W 1 , a bottom of the at least one second conductive element has a width W 2 , and a middle of the at least one second conductive element has a width W 3 , wherein W 3 >W 1 , and wherein W 3 >W 2 .

6 . The structure of claim 1 , wherein the first dielectric and the second dielectric each comprises a material selected from the group consisting of: silicon oxide (SiOx), organosilicate glass (SiCOH), carbon-rich SiCN, SiCNO, porous organosilicate glass (pSiCOH), pSiCN, pSiCNO and combinations thereof.

7 . The structure of claim 1 , wherein the at least one first conductive element and the at least one second conductive element comprise a metal selected from the group consisting of: copper (Cu), tungsten (W), cobalt (Co), ruthenium (Ru), copper manganese (CuMn), copper aluminum (CuAl), and combinations thereof.

8 . The structure of claim 1 , wherein the at least one first conductive element directly contacts the at least one second conductive element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2021
From: WOJTECKI, RUDY J.; NGUYEN, SON; PRANATHARTHIHARAN, BALASUBRAMANIAN S.; PEETHALA, CORNELIUS BROWN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 058324/0633 →
Continuity (1)
Related Publication 20230178432A1 · Jun 8, 2023
References Cited (37)
US 6784492B1 · Morishita · 2004 [cited by examiner]
US 7728436B2 · Whelan et al. · 2010 [cited by applicant]
US 7799698B2 · Zhang et al. · 2010 [cited by applicant]
US 8232176B2 · Lubomirsky et al. · 2012 [cited by applicant]
US 8435901B2 · Zin · 2013 [cited by applicant]
US 10229927B2 · Lee · 2019 [cited by examiner]
US 10378105B2 · Yu et al. · 2019 [cited by applicant]
US 10692755B2 · Shobha et al. · 2020 [cited by applicant]
US 10777411B1 · Nguyen · 2020 [cited by examiner]
US 11011413B2 · Wang · 2021 [cited by examiner]
US 11171054B2 · Nguyen et al. · 2021 [cited by applicant]
US 20040061191A1 · Paton · 2004 [cited by examiner]
US 20070298585A1 · Lubomirsky et al. · 2007 [cited by applicant]
US 20080009141A1 · Dubois et al. · 2008 [cited by applicant]
US 20110306214A1 · Zin · 2011 [cited by applicant]
US 20150311151A1 · Chi · 2015 [cited by examiner]
US 20170342553A1 · Yu et al. · 2017 [cited by applicant]
US 20180308858A1 · Hopkins · 2018 [cited by examiner]
US 20190207009A1 · Yamaguchi · 2019 [cited by examiner]
US 20190311985A1 · Maniscalco · 2019 [cited by examiner]
US 20200152736A1 · Yu · 2020 [cited by examiner]
US 20210005548A1 · Lee · 2021 [cited by examiner]
US 20210098400A1 · Shen · 2021 [cited by examiner]
US 20210336043A1 · Birner · 2021 [cited by examiner]
US 20220052055A1 · Chun · 2022 [cited by examiner]
US 20220230956A1 · Noh · 2022 [cited by examiner]
US 20230238236A1 · Peethala et al. · 2023 [cited by applicant]
WO WO2016178978A1 · 2016 [cited by applicant]
WO WO2017192980A1 · 2017 [cited by applicant]
Seongjae Kim et al., “Self-Assembled Monolayers: Versatile Uses in Electronic Devices from Gate Dielectrics, Dopants, and Biosensing Linkers,” Micromachines 2021, 12, 565 (May 2021) (17 pages). [cited by applicant]
Fatemeh Sadat Minaye Hashemi, “Area Selective Atomic Layer Deposition of Metal Oxides on Metal-Dielectric Patterns,” A Dissertation Submitted to the Department of Materials Science and Engineering and the Committee on G… [cited by applicant]
Mameli et al., “Area-Selective Atomic Layer Deposition of SiO2 Using Acetylacetone as a Chemoselective Inhibitor in an ABC-Type Cycle,” ACS Nano, 11, 9303-9311 (Aug. 2017). [cited by applicant]
Lei Guo, “Selective Chemistry of Metal Oxide Atomic Layer Deposition on Si Based Substrate Surfaces,” Dissertation, University of California Riverside (Mar. 2015) (30 pages). [cited by applicant]
Grill et al., “Progress in the development and understanding of advanced low k and ultralow k dielectrics for very large-scale integrated interconnects—State of the art,” Applied Physics Reviews 1, 011306 (Jan. 2014) (1… [cited by applicant]
Briggs et al., “Process Challenges in Fully Aligned Via Integration for sub 32 nm Pitch BEOL,” 2018 IEEE International Interconnect Technology Conference (IITC), Abstract (Jun. 2018) (3 pages). [cited by applicant]
Jang et al., “Plasma Induced Damage Reduction of Ultra Low-k Dielectric by Using Source Pulsed Plasma Etching for Next BEOL Interconnect Manufacturing,” IEEE Transactions on Semiconductor Manufacturing, vol. 33, No. 2, … [cited by applicant]
Jun Ki Ahn et al., “Vapor-phase deposition-based self-assembled monolayer for an electrochemical sensing platform,” AIP Advances 10, 045213 (Apr. 2020) (7 pages). [cited by applicant]