IP Library › Granted Patent US 12,453,294
Granted Patent B2
US 12,453,294 · App. 17/547,152 · Granted Oct 21, 2025

Multi-level programming of phase change memory device

Inventors: Kangguo Cheng (Schenectady, NY); Juntao Li (Cohoes, NY); Ching-Tzu Chen (Ossining, NY); Carl Radens (LaGrangeville, NY)
Assignee: International Business Machines Corporation
H10N70/231H10N70/011H10N70/826H10N70/8413H10N70/8828
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,453,294
App. No.
17/547,152
Granted
Oct 21, 2025
Kind
B2
Abstract

A phase change memory includes a phase change structure. There is a heater coupled to a first surface of the phase change structure. A first electrode is coupled to a second surface of the phase change structure. A second electrode coupled to a second surface of the heater. A third electrode is connected to a first lateral end of the phase change structure and a fourth electrode connected to a second lateral end of the phase change structure.

Claims (48)

1. A phase change memory cell, comprising:

a phase change structure;

a heater coupled to a first surface of the phase change structure;

a first electrode coupled to a second surface of the phase change structure;

a second electrode coupled to a second surface of the heater;

a third electrode connected to a first lateral end of the phase change structure; and

a fourth electrode connected to a second lateral end of the phase change structure,

wherein the phase change structure comprises a stack of alternating layers of a resistive liner (RL) layer and a phase change memory (PCM) layer and a thickness of at least one PCM layer in the stack of alternating layers of the RL layer and the PCM layer is different from thicknesses of other PCM layers in the stack of alternating layers.

2. The phase change memory cell of claim 1 , wherein a thickness of at least one RL layer in the stack of alternating layers of the RL layer and the PCM layer is different from thicknesses of other RL layers in the stack of alternating layers.

3. The phase change memory cell of claim 1 , wherein the phase change structure comprises a uniform phase change material.

4. The phase change memory cell of claim 1 , wherein the phase change structure has a trapezoidal-prism shape.

5. The phase change memory cell of claim 1 , wherein the phase change structure has a first portion that is trapezoidal-prism shaped and a second abutting portion that is rounded or squared off.

6. The phase change memory cell of claim 1 , wherein the first and second electrodes are configured to program the phase change structure.

7. The phase change memory cell of claim 1 , wherein the third and fourth electrodes are configured to read a state of the phase change structure.

8. The phase change memory cell of claim 1 , further comprising:

a substrate below the first electrode;

a first dielectric layer on top of the substrate and on a left and a right side of the first electrode; and

a second dielectric layer on top of the phase change structure and on a left and a right side of the heater.

9. The phase change memory cell of claim 8 , wherein the phase change structure tapers wider towards the substrate.

10. The phase change memory cell of claim 1 , further comprising:

a substrate below the second electrode;

a first dielectric layer on top of the substrate and on a left and a right side of the second electrode; and

a silicon nitride (SiN) layer on top of the first dielectric layer and the second electrode and on a left and a right side of the heater.

11. The phase change memory cell of claim 10 , wherein the phase change structure tapers narrower towards the substrate.

12. The phase change memory cell of claim 1 , wherein the heater has a ring shape.

13. The phase change memory cell of claim 1 , wherein the heater comprises multiple layers.

14. A method of fabricating a phase change memory cell, comprising:

providing a bottom electrode;

creating a phase change structure above and coupled to the bottom electrode at a bottom surface of the phase change structure;

forming a left electrode and a right electrode on a left vertical side surface and a right vertical side surface of the phase change structure, respectively;

forming a heater on top of and coupled to a top surface of the phase change structure; and

providing a top electrode on top of and coupled to a top surface of the heater,

wherein the phase change structure comprises a stack of alternating layers of a resistive liner (RL) layer and a phase change memory (PCM) layer and a thickness of at least one PCM layer in the stack of alternating layers of the RL layer and the PCM layer is different from thicknesses of other PCM layers in the stack of alternating layers.

15. The method of claim 14 , wherein the bottom electrode is on top of a substrate and the phase change structure has a trapezoidal-prism shape that tapers wider towards the substrate.

16. The method of claim 14 , further comprising:

providing a first dielectric layer on top of a substrate and on a left and a right side of a first electrode; and

creating a second dielectric layer on top of the phase change structure and a left and a right side of the heater.

17. A phase change memory cell, comprising:

a phase change structure;

a heater coupled to a first surface of the phase change structure;

a first electrode coupled to a second surface of the phase change structure;

a second electrode coupled to a second surface of the heater;

a third electrode connected to a first lateral end of the phase change structure; and

a fourth electrode connected to a second lateral end of the phase change structure,

wherein the phase change structure comprises a stack of alternating layers of a resistive liner (RL) layer and a phase change memory (PCM) layer and a thickness of at least one RL layer in the stack of alternating layers of the RL layer and the PCM layer is different from thicknesses of other RL layers in the stack of alternating layers.

18. The phase change memory cell of claim 17 , wherein a thickness of at least one PCM layer in the stack of alternating layers of the RL layer and the PCM layer is different from thicknesses of other PCM layers in the stack of alternating layers.

19. The phase change memory cell of claim 17 , wherein the phase change structure comprises a uniform phase change material.

20. The phase change memory cell of claim 17 , wherein the phase change structure has a trapezoidal-prism shape.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2021
From: CHENG, KANGGUO; LI, JUNTAO; CHEN, CHING-TZU; RADENS, CARL
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 058353/0807 →
Continuity (1)
Related Publication 20230189667A1 · Jun 15, 2023
References Cited (34)
US 6927410B2 · Chen · 2005 [cited by examiner]
US 7485891B2 · Hamann et al. · 2009 [cited by applicant]
US 7928423B2 · Shim et al. · 2011 [cited by applicant]
US 8634236B2 · Park et al. · 2014 [cited by applicant]
US 8921817B2 · Son · 2014 [cited by applicant]
US 9076962B2 · Hong et al. · 2015 [cited by applicant]
US 9142771B2 · Hidaka et al. · 2015 [cited by applicant]
US 10147876B1 · Huang · 2018 [cited by applicant]
US 10622063B2 · Grobis et al. · 2020 [cited by applicant]
US 20040178404A1 · Ovshinsky · 2004 [cited by applicant]
US 20060097775A1 · Zhu et al. · 2006 [cited by applicant]
US 20070096071A1 · Kordus, II · 2007 [cited by examiner]
US 20070097739A1 · Happ · 2007 [cited by examiner]
US 20080007995A1 · Schwerin · 2008 [cited by applicant]
US 20080064200A1 · Johnson et al. · 2008 [cited by applicant]
US 20090166601A1 · Czubatyj et al. · 2009 [cited by applicant]
US 20090278107A1 · Kim et al. · 2009 [cited by applicant]
US 20100034016A1 · Liu · 2010 [cited by applicant]
US 20130105757A1 · Park · 2013 [cited by examiner]
US 20160020393A1 · Park et al. · 2016 [cited by applicant]
US 20180138399A1 · Liu · 2018 [cited by examiner]
US 20180144796A1 · Meade · 2018 [cited by applicant]
US 20200388650A1 · Nardi et al. · 2020 [cited by applicant]
US 20210281466A1 · Loghin et al. · 2021 [cited by applicant]
US 20210305505A1 · Philip · 2021 [cited by applicant]
TW 201010006A · 2010 [cited by applicant]
C. Lee, Y. Song and Y. Shin, “Endurance Enhancement of Multi-Level Cell Phase Change Memory,” 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, USA, 2019, pp. 1-8, doi: 10.1109/IC… [cited by examiner]
Glenco McGraw-Hill “Study Guide and Intervention Workbook”, p. 85, ISBN 13: 978-0-07-890848-4 ISBN 10: 0-07-890848-5 (Year: 2025). [cited by examiner]
Google search “trapezoidal prism”, <https://www.google.com/search?q=trapezoidal+prism> (Year: 2025). [cited by examiner]
Ahmed, I. et al., “Finite Element Modeling of Synaptic Plasticity in Mushroom-type Phase Change Memory Devices for Application in Neuromorphic Systems”; 2nd International Conference on Robotics, Electrical and Signal Pr… [cited by applicant]
Papandreou, N. et al., “Multilevel Phase-Change Memory”; 17th IEEE International Conference on Electronics, Circuits and Systems (2010); pp. 1017-1020. [cited by applicant]
International Search Report and Written Opinion issued Feb. 27, 2023 in related international application No. PCT/EP2022/082075, 9 pgs. [cited by applicant]
Disclosed Anonymously, “Cell Design for MLC Capability Using Thermoelectrics”; IP.Com (2014); 6 pgs. [cited by applicant]
Bruce, R. L. et al., “Mushroom-Type Phase Change Memory with Projection Liner: An Array-Level Demonstration of Conductance Drift and Noise Mitigation”; IEEE Xplore (2021); 6 pgs. [cited by applicant]