IP Library Granted Patent US 12,293,979
Granted Patent B2
US 12,293,979 · App. 17/575,143 · Granted May 6, 2025

Memory structure including elastic material based buffer column structure near contact structure to improve stability of connection

Inventor: Cheng-Jer Yang (Hefei, CN)
Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
H01L23/562G11C7/06H10D1/692
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,293,979
App. No.
17/575,143
Granted
May 6, 2025
Kind
B2
Abstract

Embodiments provide a memory structure, including: a capacitive structure, provided with an upper electrode layer; a conductive column, arranged on the upper electrode layer, and in contact with and electrically connected to the upper electrode layer; a metal layer, arranged on a side of the conductive column away from the upper electrode layer, the conductive column being in contact with a surface of the metal layer facing the upper electrode layer; and at least one buffer column, spaced apart from the conductive column, in contact with the surface of the metal layer facing the upper electrode layer, and extending in a direction from the metal layer to the upper electrode layer.

Claims (24)

1. A memory structure, comprising:

a capacitive structure, provided with an upper electrode layer;

a conductive column, arranged on the upper electrode layer, and in contact with and electrically connected to the upper electrode layer;

a metal layer, arranged on a side of the conductive column away from the upper electrode layer, the conductive column being in contact with a surface of the metal layer facing the upper electrode layer; and

at least one buffer column, spaced apart from the conductive column, in contact with the surface of the metal layer facing the upper electrode layer, and extending in a direction from the metal layer to the upper electrode layer;

wherein a material of the buffer column comprises an elastic material.

2. The memory structure of claim 1 , wherein the at least one buffer column comprises one buffer column.

3. The memory structure of claim 2 , wherein the metal layer has a symmetry axis, and the buffer column and the conductive column are symmetrically arranged about the symmetry axis.

4. The memory structure of claim 1 , wherein in the direction from the metal layer to the upper electrode layer, a length of the buffer column is equal to a length of the conductive column.

5. The memory structure of claim 1 , wherein the material of the buffer column comprises polyimide.

6. The memory structure of claim 1 , wherein the at least one buffer column comprises a plurality of buffer columns, and the plurality of buffer columns are arranged at an interval on the metal layer.

7. The memory structure of claim 6 , wherein the plurality of buffer columns are arranged on a same side of the conductive column, and in a direction from the plurality of buffer columns to the conductive column, lengths of the plurality of buffer columns are increased successively in the direction from the metal layer to the upper electrode layer.

8. The memory structure of claim 7 , wherein the lengths of the plurality of buffer columns are less than a length of the conductive column.

9. The memory structure of claim 8 , wherein a length of each of the plurality of buffer columns is at least ½ of the length of the conductive column.

10. The memory structure of claim 6 , wherein the plurality of buffer columns are arranged on a same side of the conductive column, and in a direction from the metal layer to the upper electrode layer, the plurality of buffer columns have equal lengths.

11. The memory structure of claim 1 , further comprising: a sensor amplifier, wherein the conductive column is arranged on a side of the metal layer close to the sensor amplifier, and the buffer column is arranged on a side of the metal layer away from the sensor amplifier.

12. The memory structure of claim 1 , further comprising: a dielectric layer, wherein the dielectric layer is arranged on a surface of the upper electrode layer, and the conductive column and the buffer column are arranged in the dielectric layer.

13. The memory structure of claim 1 , wherein each of the metal layer extends in a first direction, and the buffer column and the conductive column are arranged in the first direction.

14. The memory structure of claim 13 , further comprising: an electrical connection layer, wherein the electrical connection layer is arranged in a different layer from the metal layer, each of the electrical connection layer extends in a second direction, and the second direction is different from the first direction.

15. The memory structure of claim 14 , further comprising: a first insulating layer and a second insulating layer; wherein the first insulating layer covers a surface of a side of the metal layer away from the upper electrode layer, and the second insulating layer is spaced apart from the first insulating layer in a direction from the upper electrode layer to the metal layer.

16. The memory structure of claim 1 , further comprising: a sensor amplifier, wherein the buffer column is arranged on a side of the metal layer close to the sensor amplifier, and the conductive column is arranged on a side of the metal layer away from the sensor amplifier.

17. The memory structure of claim 16 , wherein a material of the first insulating layer is consistent with a material of the second insulating layer; and the material of the first insulating layer and the material of the second insulating layer comprise an inoxidizable material.

18. The memory structure of claim 1 , wherein a material of the upper electrode layer comprises polycrystalline silicon, doped polycrystalline silicon or metal.

19. The memory structure of claim 1 , wherein in the direction from the metal layer to the upper electrode layer, a length of the buffer column is less than a length of the conductive column.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2022
From: YANG, CHENG-JER
To: CHANGXIN MEMORY TECHNOLOGIES, INC.
Reel/Frame 059331/0194 →
Priority Claims (1)
CN 202110791853.1 · Jul 13, 2021 · national
Continuity (2)
Continuation PCTCN2021120438 · Sep 24, 2021
Related Publication 20230015241A1 · Jan 19, 2023
References Cited (23)
US 6484531B1 · Hambleton · 2002 [cited by applicant]
US 6486531B2 · Oh · 2002 [cited by applicant]
US 6537874B2 · Nakamura · 2003 [cited by applicant]
US 6777777B1 · Kar-Roy · 2004 [cited by examiner]
US 7091538B2 · Natori · 2006 [cited by applicant]
US 7678659B2 · Tu · 2010 [cited by applicant]
US 10446566B2 · Parekh · 2019 [cited by applicant]
US 10903220B2 · Parekh · 2021 [cited by applicant]
US 20020024085A1 · Nakamura · 2002 [cited by applicant]
US 20030109124A1 · Nakamura · 2003 [cited by applicant]
US 20050110062A1 · Natori · 2005 [cited by examiner]
US 20060290002A1 · Arana · 2006 [cited by examiner]
US 20070072361A1 · Tu · 2007 [cited by examiner]
US 20140225222A1 · Yu · 2014 [cited by examiner]
US 20170077214A1 · Mudakatte · 2017 [cited by examiner]
US 20190189629A1 · Parekh et al. · 2019 [cited by applicant]
US 20200013792A1 · Parekh et al. · 2020 [cited by applicant]
US 20200219826A1 · Wu · 2020 [cited by examiner]
US 20210143165A1 · Parekh et al. · 2021 [cited by applicant]
CN 1941367A · 2007 [cited by applicant]
CN 110034120A · 2019 [cited by applicant]
CN 111968980A · 2020 [cited by applicant]
TW I658575B · 2019 [cited by applicant]