IP Library › Granted Patent US 11,720,266
Granted Patent B2
US 11,720,266 · App. 17/591,924 · Granted Aug 8, 2023

Automatic memory overclocking

Inventors: William R. Alverson (Austin, TX); Amitabh Mehra (Fort Collins, CO); Anil Harwani (Austin, TX); Jerry A. Ahrens (Austin, TX); Grant E. Ley (Austin, TX); Jayesh Joshi (Austin, TX)
Assignee: ADVANCED MICRO DEVICES, INC.
G06F3/0632G06F3/0604G06F3/0673G11C29/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,720,266
App. No.
17/591,924
Granted
Aug 8, 2023
Kind
B2
Abstract

Automatic memory overclocking, including: increasing a memory frequency setting for a memory module until a memory stability test fails; determining an overclocked memory frequency setting including a highest memory frequency setting passing the memory stability test; and generating a profile including the overclocked memory frequency setting.

Claims (43)

1. An apparatus for automatic memory overclocking, the apparatus comprising:

a computer processor; and

a computer memory operatively coupled to the computer processor, the computer memory having disposed within it computer program instructions that, when executed by the computer processor, cause the apparatus to:

increase a memory frequency setting for a memory module until a memory stability test fails; and

generate a profile comprising an overclocked memory frequency setting and one or more memory timing settings that correspond to the overclocked memory frequency setting, wherein the overclocked memory frequency setting is based on a highest frequency setting that does not fail the memory stability test.

2. The apparatus of claim 1 , further comprising computer program instructions that, when executed by the computer processor, cause the apparatus to:

determine the overclocked memory frequency setting, including:

modifying, for a particular memory frequency setting that failed the memory stability test, the one or more memory timing settings until the particular memory frequency setting passes the memory stability test; and

determining, as the overclocked memory frequency setting, the particular memory frequency setting.

3. The apparatus of claim 1 , wherein the one or more memory timing settings comprise one or more of: a Column Access Strobe (CAS) latency, a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Write), a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Read), a Row Precharge Time, and/or a Row Active Time.

4. The apparatus of claim 1 , wherein the computer program instructions further cause the apparatus to:

determine one or more subtiming settings based on the overclocked memory frequency setting and the one or more memory timing settings,

wherein generating the profile comprises including the one or more subtiming settings in the profile.

5. The apparatus of claim 4 , wherein the one or more subtiming settings are based on one or more rules applied to the overclocked memory frequency setting and/or the one or more memory timing settings.

6. The apparatus of claim 1 , wherein the computer program instructions further cause the apparatus to store the profile in a storage location.

7. The apparatus of claim 6 , wherein the computer program instructions further cause the apparatus to:

load the profile from the storage location; and

apply the profile to the memory module.

8. A method of automatic memory overclocking, the method comprising:

increasing a memory frequency setting for a memory module until a memory stability test fails; and

generating a profile comprising an overclocked memory frequency setting and one or more memory timing settings that correspond to the overclocked memory frequency setting, wherein the overclocked memory frequency setting is based on a highest frequency setting that does not fail the memory stability test.

9. The method of claim 8 , further comprising:

determining the overclocked memory frequency setting, including:

modifying, for a particular memory frequency setting that failed the memory stability test, the one or more memory timing settings until the particular memory frequency setting passes the memory stability test; and

determining, as the overclocked memory frequency setting, the particular memory frequency setting.

10. The method of claim 8 , wherein the one or more memory timing settings comprise one or more of: a Column Access Strobe (CAS) latency, a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Write), a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Read), a Row Precharge Time, and/or a Row Active Time.

11. The method of claim 8 , further comprising:

determining one or more subtiming settings based on the overclocked memory frequency setting and the one or more memory timing settings,

wherein generating the profile comprises including the one or more subtiming settings in the profile.

12. The method of claim 11 , wherein the one or more subtiming settings are based on one or more rules applied to the overclocked memory frequency setting and/or the one or more memory timing settings.

13. The method of claim 8 , further comprising storing the profile in a storage location.

14. The method of claim 13 , further comprising:

loading the profile from the storage location; and

applying the profile to the memory module.

15. A computer program product, comprising:

a non-transitory computer readable medium comprising computer program instructions that, when executed:

increase a memory frequency setting for a memory module until a memory stability test fails; and

generate a profile comprising an overclocked memory frequency setting and one or more memory timing settings that correspond to the overclocked memory frequency setting, wherein the overclocked memory frequency setting is based on a highest frequency setting that does not fail the memory stability test.

16. The computer program product of claim 15 , further comprising computer program instructions that, when executed:

determine the overclocked memory frequency setting, including:

modifying, for a particular memory frequency setting that failed the memory stability test, the one or more memory timing settings until the particular memory frequency setting passes the memory stability test; and

determining, as the overclocked memory frequency setting, the particular memory frequency setting.

17. The computer program product of claim 16 , wherein the one or more memory timing settings comprise one or more of: a Column Access Strobe (CAS) latency, a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Write), a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Read), a Row Precharge Time, and/or a Row Active Time.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2022
From: ALVERSON, WILLIAM R.; MEHRA, AMITABH; HARWANI, ANIL; AHRENS, JERRY A.; LEY, GRANT E.; JOSHI, JAYESH
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 058877/0889 →
Continuity (2)
Continuation 16729702 · Dec 30, 2019
Related Publication 20220155982A1 · May 19, 2022
Cited By (3)
US 12,399,846 US 12,474,855 US 12,487,765