IP Library › Granted Patent US 12,261,123
Granted Patent B2
US 12,261,123 · App. 17/659,391 · Granted Mar 25, 2025

Selective metallization of integrated circuit packages

Inventors: Aaron Fitzsimmons (Chattanooga, TN); William T. Minehan (Chattanooga, TN)
Assignee: Advanced Technical Ceramics Company
H01L23/5383H01L21/02527H01L21/02529H01L21/0254H01L21/02554H01L23/3677H01L23/3735H01L23/49827H01L24/09H01L23/15H01L24/48H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2924/01028H01L2924/01046H01L2924/01079H01L2924/15153H01L2924/15313H01L2924/15787
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,261,123
App. No.
17/659,391
Granted
Mar 25, 2025
Kind
B2
Abstract

The disclosed technology generally relates to metallization of substrates, and more particularly to selective metallization of ceramic substrates. A method of selectively metallizing a substrate includes forming a base metal layer comprising a refractory metal on a substrate, forming a base nickel (Ni) layer over the base metal layer by a vapor phase process, forming a palladium (Pd) layer on the base Ni layer by electroless plating, and forming a gold (Au) layer on the Pd layer.

Claims (60)

1. A ceramic package comprising:

a ceramic package substrate configured to house an electronic component therein;

a metallization structure configured to electrically connect the electronic component to the outside world, the metallization structure comprising:

a base metal layer comprising a refractory metal formed on the ceramic package substrate,

a nickel (Ni)-based layer deposited on the base metal layer, wherein the Ni-based layer is a Ni layer having phosphorous (P) and boron (B) each at a concentration less than 0.01 weight (wt.) %,

a plated Ni layer plated over the Ni-based layer and having a different composition from the Ni-based layer, the plated Ni layer comprising P at a concentration exceeding the concentration of P in the Ni-based layer,

a palladium (Pd) layer plated on the plated Ni layer, wherein the Pd layer has a thickness of 0.05 μm to 0.5 μm, and

a gold (Au) layer plated on the Pd layer.

2. The ceramic package of claim 1 , wherein the Ni-based layer is an alloy comprising Ni.

3. The ceramic package of claim 1 , wherein the ceramic package further comprises a via extending through the ceramic package substrate and electrically connected to the metallization structure.

4. The ceramic package of claim 3 , wherein the via is configured to electrically connect the electronic component at one end and an external circuit or component at the other end.

5. The ceramic package of claim 4 , wherein the via has formed on opposing ends thereof one or more of the Ni-based layer, the plated Ni layer, the Pd layer and the Au layer.

6. The ceramic package of claim 4 , wherein the via has formed therein one or more of the Ni-based layer, the plated Ni layer, the Pd layer and the Au layer that are co-deposited with respective ones of the Ni-based layer, the plated Ni layer, the Pd layer and the Au layer of the metallization structure.

7. The ceramic package of claim 4 , wherein the base metal layer comprises upper and lower portions formed on opposing major surfaces of the ceramic package substrate and further having a via portion extending through the via and connecting the upper and lower portions, wherein the upper, lower and via portions of the base metal layer form a continuous layer having the same composition and thickness.

8. The ceramic package of claim 1 , further comprising a metal layer interposed between the Ni-based layer and the plated Ni layer, wherein the metal layer is formed of a different metal from the Ni-based layer and the plated Ni layer.

9. The ceramic package of claim 8 , wherein the metal layer is a single metal layer contacting the Ni-base layer and the plated Ni layer.

10. The ceramic package of claim 1 , wherein the Pd layer comprises P.

11. The ceramic package of claim 1 , further comprising:

an outer electrical pad on an outer surface of the ceramic package, wherein the outer electrical pad comprises the metallization structure.

12. The ceramic package of claim 1 , wherein the ceramic package substrate has opposing first and second sides, wherein the metallization structure comprises a first metallization structure that is formed on the first side and comprises the base metal layer, the Ni-based layer, and the Au layer comprise a first base metal layer, a first Ni-based layer, and a first Au layer, respectively, and wherein the ceramic package further comprises:

a second metallization structure on the second side of the ceramic package substrate, wherein the second metallization structure comprises:

a second base metal layer comprising the refractory metal;

a second Ni-based layer deposited on the second base metal layer; and

a second Au layer formed over the second Ni-based layer.

13. The ceramic package of claim 12 , wherein the plated Ni layer comprises a first plated Ni layer, wherein the Pd layer comprises a first Pd layer, and wherein the second metallization structure comprises:

a second plated Ni layer plated over the second Ni-based layer; and

a second Pd layer plated on the second plated Ni layer.

14. The ceramic package of claim 13 , wherein the second Au layer is plated on the second Pd layer.

15. The ceramic package of claim 13 , wherein the second plated Ni layer and the second Pd layer are co-deposited with the first Ni layer and the first Pd layer.

16. The ceramic package of claim 12 , wherein the first and second metallization structures are co-deposited.

17. The ceramic package of claim 1 , further comprising:

a through-substrate structure that extends from a first surface of the ceramic package substrate to a second surface of the ceramic package substrate, wherein the through-substrate structure comprises the metallization structure.

18. The ceramic package of claim 17 , wherein the through-substrate structure comprises a first end portion formed on the first surface and a second end portion formed on the second surface, and wherein the first and second end portions both include the base metal layer and least one of the Ni-based layer, the plated Ni layer, the Pd layer, and the Au layer.

19. A ceramic package comprising:

a ceramic package substrate comprising a cavity configured to house an electronic component therein;

an inner metallization structure formed on an inner surface of the ceramic package substrate and configured to connect to the electronic component; and

an outer metallization structure formed on an outer surface of the ceramic package substrate and configured to connect to an external circuit or component,

wherein the inner and outer metallization structures are electrically connected to each other and comprise co-deposited ones of:

a base metal layer comprising a refractory metal formed on the ceramic package substrate,

a nickel (Ni)-based layer deposited on the base metal layer,

a plated Ni layer formed over the Ni-based layer and having a different chemical composition from the Ni-based layer,

a palladium (Pd) layer plated on the plated Ni layer, and

a gold (Au) layer plated on the palladium layer.

20. The ceramic package of claim 19 , wherein the ceramic package further comprises a via extending through the ceramic package substrate, wherein the via electrically connects the inner metallization structure and the outer metallization structure.

21. The ceramic package of claim 20 , wherein the via has formed on opposing ends thereof the inner metallization structure and the outer metallization structure.

22. The ceramic package of claim 20 , wherein the via has formed therein one or more of the Ni-based layer, the plated Ni layer, the Pd layer and the Au layer that are co-deposited with respective ones of the Ni-based layer, the plated Ni layer, the Pd layer and the Au layer of the inner and outer metallization structures.

23. The ceramic package of claim 19 , wherein the plated Ni layer comprises phosphorous (P) or boron (B).

24. The ceramic package of claim 23 , wherein the Ni-based layer is an alloy comprising Ni.

25. The ceramic package of claim 23 , wherein the Ni-based layer is a Ni layer deposited using a vapor deposition process and having P and B each at a concentration less than 0.01 wt. %.

26. The ceramic package of claim 19 , further comprising a metal layer interposed between the Ni-based layer and the plated Ni layer, wherein the metal layer is formed of a different material from the Ni-based layer and the plated Ni layer.

27. A packaged electronic component, comprising:

a ceramic package substrate having a cavity housing therein an electronic component and also having a via that extends through the ceramic package substrate; and

a metallization structure formed on the ceramic package substrate and electrically connected to the electronic component, the metallization structure comprising:

a base metal layer comprising a refractory metal formed on the ceramic package substrate,

a nickel (Ni)-based layer deposited on the base metal layer,

a plated Ni layer formed over the Ni-based layer and having a different chemical composition from the Ni-based layer,

a palladium (Pd) layer plated on the plated Ni layer, and a gold (Au) layer plated on the Pd layer, wherein a portion of the base metal layer and a portion of at least one of the Ni-based layer, the plated Ni layer, the Pd layer, and the Au layer extend through the via.

28. The packaged electronic component of claim 27 , wherein the metallization structure is formed on an outer surface of the ceramic package substrate, and wherein the metallization structure is connected to the electronic component by the via.

29. The packaged electronic component of claim 28 , further comprising an inner metallization formed on an inner surface of the ceramic package substrate, the inner metallization comprising one or more of the Ni-based layer, the plated Ni layer, the Pd layer and the Au layer.

30. The packaged electronic component of claim 27 , wherein the ceramic package is configured to hermetically seal the electronic component within the cavity such that a leak rate of the ceramic package substrate and the via is 1×10 −14 -1×10 −12 atm cm 3 /sec for helium.

Assignments (2)
SECURITY INTEREST Recorded Nov 22, 2024
From: GREENRAY INDUSTRIES, INC.; ADVANCED TECHNICAL CERAMICS COMPANY; STATEK CORPORATION
To: BMO BANK N.A.
Reel/Frame 069376/0322 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2022
From: FITZSIMMONS, AARON; MINEHAN, WILLIAM
To: ADVANCED TECHNICAL CERAMICS COMPANY
Reel/Frame 060553/0387 →
Continuity (3)
Continuation 16051093 · Jul 31, 2018
Provisional Application 62539329 · Jul 31, 2017
Related Publication 20220344269A1 · Oct 27, 2022
References Cited (41)
US 4590095A · Park · 1986 [cited by applicant]
US 4626479A · Hosoi · 1986 [cited by examiner]
US 4664942A · Park · 1987 [cited by applicant]
US 4941582A · Morikawa et al. · 1990 [cited by applicant]
US 5206055A · Iacovangelo · 1993 [cited by examiner]
US 5869134A · Reddy et al. · 1999 [cited by applicant]
US 5897965A · Itoh et al. · 1999 [cited by applicant]
US 6224682B1 · Wall et al. · 2001 [cited by applicant]
US 6225569B1 · Hashimoto et al. · 2001 [cited by applicant]
US 6254925B1 · Natarajan et al. · 2001 [cited by applicant]
US 6319554B1 · Natarajan et al. · 2001 [cited by applicant]
US 6569496B1 · Wall et al. · 2003 [cited by applicant]
US 6974776B2 · Dean et al. · 2005 [cited by applicant]
US 8852734B2 · Tanaka et al. · 2014 [cited by applicant]
US 9125333B2 · Uzoh · 2015 [cited by examiner]
US 9150002B2 · Lee et al. · 2015 [cited by applicant]
US 9175222B2 · Sago et al. · 2015 [cited by applicant]
US 10804174B2 · Kapusta et al. · 2020 [cited by applicant]
US 11309251B2 · Fitzsimmons et al. · 2022 [cited by applicant]
US 20050093146A1 · Sakano · 2005 [cited by examiner]
US 20050218506A1 · Geisler et al. · 2005 [cited by applicant]
US 20090115074A1 · Hammer et al. · 2009 [cited by applicant]
US 20120177853A1 · Gruenwald · 2012 [cited by applicant]
US 20140009875A1 · Nakagawa et al. · 2014 [cited by applicant]
US 20160157341A1 · Lee et al. · 2016 [cited by applicant]
US 20170148718A1 · Morita · 2017 [cited by applicant]
US 20190013239A1 · Wu · 2019 [cited by examiner]
US 20190035735A1 · Fitzsimmons et al. · 2019 [cited by applicant]
JP 2015185820A · 2015 [cited by applicant]
Bruder M. et al., “Advanced Surface Finishes for Ceramic Electronics for Soldering, Conductive Adhesive, Aluminum, Gold, and Copper Wire Bonding”, Atotech Deutschland GmbH, vol. 2013 dated Sep. 2013. [cited by applicant]
“Ceramic QFN Family”, Barry Industries, Inc., Attleboro, Massachusetts in 4 pages. [cited by applicant]
Johal K. et al., “Electroless Nickel / Electroless Palladium / Immersion Gold Plating Process for Goldand Aluminum-Wire Bonding Designed for High-Temperature Applications” Atotech Deutschland GmbH, Berlin, Germany in 8 … [cited by applicant]
McGillivray, “High Temperature Cofired Ceramic (HTCC) Package Design and Applications,” AMETEK ECP Electronic Packaging, May 6, 2014 in 39 pages. [cited by applicant]
Milad, G. “ENEPIG: A Final Finish That's Time Has Come” dated May 1, 2020 in 5 pages. [cited by applicant]
“Talon 3.0” Uyemura USA Technical Information, Rev. 4/16, G in 7 pages. [cited by applicant]
“Techni IM Gold AT 6000,” Technic Inc. Technical Data, X—ATD130100—Rev 0316 1 in 7 pages. [cited by applicant]
“Technic EN AT 5600” Technic Inc. Technical Data, 405674—New 0811 in 11 pages. [cited by applicant]
The pcb Magazine, Plating and Etching, I-Connect007 Publication, May 2015 in 73 pages. [cited by applicant]
Wikipedia, “Electroless nickel-phosphorus plating,” https://en.wikipedia.org/wiki/Electroless_nickel-phosphorus_plating, This page was last edited on Dec. 13, 2023. [cited by applicant]
Wikipedia, “Electroless nickel-boron plating,” https://en.wikipedia.org/wiki/Electroless_nickel-boron_plating, This page was last edited on Mar. 10, 2023. [cited by applicant]
Extended European Search Report received in EP Application No. EP 24162631 dated Jun. 10, 2024 in 24 pages. [cited by applicant]