IP Library Granted Patent US 12,034,028
Granted Patent B2
US 12,034,028 · App. 17/659,885 · Granted Jul 9, 2024

Semiconductor package and related methods

Inventor: Shou-Chian Hsu (Zhubei, TW)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L27/14632H01L27/14618H01L27/14685H01L27/14687H01L2224/12105H01L2224/13H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,034,028
App. No.
17/659,885
Granted
Jul 9, 2024
Kind
B2
Abstract

Implementations of image sensor packages may include an image sensor chip, a first layer including an opening therethrough coupled to a first side of the image sensor chip, and a optically transmissive cover coupled to the first layer. The optically transmissive cover, the first layer, and the image sensor chip may form a cavity within the image sensor. The image sensor package may also include at least one electrical contact coupled to a second side of the image sensor chip opposing the first side and an encapsulant coating an entirety of the sidewalls of the image sensor package.

Claims (44)

1. An image sensor package comprising:

an image sensor chip;

a first layer comprising an opening therethrough coupled to a first side of the image sensor chip;

an optically transmissive cover coupled to the first layer, wherein the optically transmissive cover, the first layer, and the image sensor chip comprise a cavity within the image sensor package;

at least one electrical contact coupled to a second side of the image sensor chip opposing the first side; and

an encapsulant coating an entirety of sidewalls of the image sensor package;

wherein a width of the optically transmissive cover is the same as a width of the first side of the image sensor chip.

2. The package of claim 1 , further comprising a redistribution layer covering the second side of the image sensor chip.

3. The package of claim 1 , wherein the encapsulant comprises a solder mask.

4. The package of claim 1 , wherein the at least one electrical contact is a bump.

5. The package of claim 1 , wherein the encapsulant crosses all interfaces on the sidewalls of the package.

6. The package of claim 1 , wherein the encapsulant substantially covers five sides of the package.

7. An image sensor package comprising:

an image sensor chip;

a first layer comprising an opening therethrough coupled to a first side of the image sensor chip;

an optically transmissive cover coupled to the first layer, wherein the optically transmissive cover, the first layer, and the image sensor chip comprise a cavity within the image sensor package;

at least one electrical contact coupled to a second side of the image sensor chip opposing the first side; and

an encapsulant coating an entirety of the sidewalls of the image sensor package;

wherein a width of the optically transmissive cover is the same as a width of the first side of the image sensor chip;

wherein the image sensor package is formed by forming a plurality of trenches through a thickness of the optically transmissive cover;

wherein the image sensor package is formed by filling the plurality of trenches with the encapsulant; and

wherein the image sensor package is formed by subtractively removing the encapsulant in a portion of the plurality of trenches.

8. The package of claim 7 , wherein the encapsulant is a solder mask.

9. The package of claim 7 , wherein subtractively removing comprises one of sawing and etching.

10. The package of claim 7 , wherein the at least one electrical contact extends to an exterior of the image sensor package.

11. The package of claim 7 , wherein the encapsulant substantially covers five sides of the image sensor package.

12. The package of claim 7 , further comprising a redistribution layer covering the second side of the image sensor chip.

13. The package of claim 7 , wherein the at least one electrical contact is a bump.

14. The package of claim 7 , wherein the encapsulant crosses all interfaces on the sidewalls of the package.

15. An image sensor package comprising:

an image sensor chip;

a first layer comprising an opening therethrough coupled to a first side of the image sensor chip;

an optically transmissive cover coupled to the first layer, wherein the optically transmissive cover, the first layer, and the image sensor chip comprise a cavity within the image sensor package;

at least one electrical contact coupled to a second side of the image sensor chip opposing the first side; and

an encapsulant coating an entirety of the sidewalls of the image sensor package;

wherein a width of the optically transmissive cover is the same as a width of the first side of the image sensor chip;

wherein the image sensor package is formed by forming a plurality of trenches entirely through a thickness of the first layer, entirely through a thickness of the optically transmissive cover, and entirely through a wafer comprising the image sensor chip;

wherein the image sensor package is formed by filling the plurality of trenches with the encapsulant; and

wherein the image sensor package is formed by subtractively removing the encapsulant in a portion of the plurality of trenches.

16. The package of claim 15 , wherein the encapsulant comprises a solder mask.

17. The package of claim 15 , wherein the encapsulant substantially covers the image sensor chip on five sides.

18. The package of claim 15 , further comprising a redistribution layer covering the second side of the image sensor chip.

19. The package of claim 15 , wherein the at least one electrical contact is a bump.

20. The package of claim 15 , wherein the first layer is directly coupled to the image sensor chip and to a second electrical contact embedded within the image sensor chip.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 061071, FRAME 052 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, AS GRANTOR; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC., AS GRANTOR
Reel/Frame 064067/0654 →
SECURITY INTEREST Recorded Aug 4, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 061071/0525 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2022
From: HSU, SHOU-CHIAN
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 059648/0039 →
Continuity (2)
Continuation 15831697 · Dec 5, 2017
Related Publication 20220246660A1 · Aug 4, 2022