IP Library › Granted Patent US 11,967,570
Granted Patent B2
US 11,967,570 · App. 17/687,350 · Granted Apr 23, 2024

Semiconductor package having improved thermal interface between semiconductor die and heat spreading structure

Inventors: Chia-Hao Hsu (Hsinchu, TW); Tai-Yu Chen (Hsin-chu, TW); Shiann-Tsong Tsai (Hsin-chu, TW); Hsing-Chih Liu (Hsin-chu, TW); Yao-Pang Hsu (Hsin-chu, TW); Chi-Yuan Chen (Hsin-chu, TW); Chung-Fa Lee (Hsin-chu, TW)
Assignee: MediaTek Inc.
H01L23/66H01L23/3672H01L23/3733H01L23/49822H01L23/49838H01L24/16H01Q1/02H01Q1/2283H01L2223/6677H01L2224/16227H01L2924/01029H01L2924/0103H01L2924/01047H01L2924/01049H01L2924/0105H01L2924/01051H01L2924/01083H01L2924/014H01L2924/18161
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,967,570
App. No.
17/687,350
Granted
Apr 23, 2024
Kind
B2
Abstract

A semiconductor package includes a base comprising a top surface and a bottom surface that is opposite to the top surface; a first semiconductor chip mounted on the top surface of the base in a flip-chip manner; a second semiconductor chip stacked on the first semiconductor chip and electrically coupled to the base by wire bonding; an in-package heat dissipating element comprising a dummy silicon die adhered onto the second semiconductor chip by using a high-thermal conductive die attach film; and a molding compound encapsulating the first semiconductor die, the second semiconductor die, and the in-package heat dissipating element.

Claims (18)

1. A semiconductor package, comprising:

a base comprising a top surface and a bottom surface that is opposite to the top surface;

a first semiconductor chip mounted on the top surface of the base in a flip-chip manner;

a second semiconductor chip stacked on the first semiconductor chip and electrically coupled to the base by at least one connecting element;

an in-package heat dissipating element comprising a dummy silicon die disposed over a top surface of the first semiconductor chip by using a high-thermal conductivity die attach film; and

a molding compound encapsulating the first semiconductor chip, the second semiconductor chip, and the in-package heat dissipating element,

wherein the second semiconductor chip and the in-package heat dissipating element are attached onto the top surface of the first semiconductor chip in a side-by-side manner.

2. The semiconductor package according to claim 1 , wherein the second semiconductor chip is adhered to the first semiconductor chip by using a die attach film.

3. The semiconductor package according to claim 2 , wherein the die attach film comprises an epoxy adhesive layer.

4. The semiconductor package according to claim 2 , wherein the high-thermal conductivity die attach film comprises an adhesive film with a higher thermal conductivity than that of the die attach film.

5. The semiconductor package according to claim 2 , wherein the second semiconductor chip is adhered to the first semiconductor chip by using a die attach film.

6. The semiconductor package according to claim 5 , wherein the die attach film comprises an epoxy adhesive layer.

7. The semiconductor package according to claim 5 , wherein the die attach film has thermal conductivity of about 0.3 W/m-K.

8. The semiconductor package according to claim 5 , wherein the high-thermal conductivity die attach film comprises an adhesive film with a higher thermal conductivity than that of the die attach film.

9. The semiconductor package according to claim 8 , wherein the high-thermal conductivity die attach film has a thermal conductivity of about 2-50 W/m-K.

10. The semiconductor package according to claim 2 , wherein the molding compound has a thermal conductivity of about 2-8 W/m-K.

11. The semiconductor package according to claim 2 , wherein the molding compound has a thermal conductivity of 1 W/m-K.

12. The semiconductor package according to claim 1 , wherein a top surface of the in-package heat dissipating element is not covered by the molding compound and is exposed.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2024
From: HSU, CHIA-HAO; CHEN, TAI-YU; TSAI, SHIANN-TSONG; LIU, HSING-CHIH; HSU, YAO-PANG; CHEN, CHI-YUAN; LEE, CHUNG-FA
To: MEDIATEK INC.
Reel/Frame 066716/0802 →
Continuity (5)
Division 16802576 · Feb 27, 2020
Continuation 16742850 · Jan 14, 2020
Provisional Application 62881423 · Aug 1, 2019
Provisional Application 62798589 · Jan 30, 2019
Related Publication 20220285297A1 · Sep 8, 2022