IP Library Granted Patent US 12,519,061
Granted Patent B2
US 12,519,061 · App. 17/704,061 · Granted Jan 6, 2026

Multichip interconnect package fine jet underfill

Inventors: Akihiro Horibe (Yokohama, JP); Chinami Marushima (Urayasu, JP); Takahito Watanabe (Yokohama, JP); Takashi Hisada (Hachiouji, JP)
Assignee: International Business Machines Corporation
H01L23/5381H01L21/563H01L24/16H01L24/32H01L24/73H01L24/92H01L25/0655H01L25/50H01L2224/16227H01L2224/32225H01L2224/73204H01L2224/92125
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,519,061
App. No.
17/704,061
Granted
Jan 6, 2026
Kind
B2
Abstract

An interconnected semicondcutor subassembly structure and formation thereof. The interconnected semicondcutor subassembly structure includes an interconnect structure, and first and second semicondcutor dies bonded to respective portions of a top surface of the interconnect structure. The interconnected semicondcutor subassembly structure further includes an underfill layer formed within a first gap located between a bottom surface of the first semiconductor die and the first portion the top surface of the interconnect structure, formed within a second gap located between the bottom surface of the second semiconductor die and the second portion of the top surface of the interconnect structure, and formed within a first portion of a third gap located between the first semicondcutor die and the second semicondcutor die. A top surface of the underfill layer formed within the first portion of the third gap located between the first and second semicondcutor dies has a concave meniscus shape.

Claims (37)

1 . An interconnected semiconductor subassembly structure, comprising:

an interconnect structure;

a first semiconductor die bonded to a first portion of a top surface of the interconnect structure;

a second semiconductor die bonded to a second portion of the top surface of the interconnect structure; and

an underfill layer formed within a first gap located between a bottom surface of the first semiconductor die and the first portion of the top surface of the interconnect structure, formed within a second gap located between a bottom surface of the second semiconductor die and the second portion of the top surface of the interconnect structure, and formed within a first portion of a third gap located between the first semiconductor die and the second semiconductor die, wherein a top surface of the underfill layer formed within the first portion of the third gap located between the first semiconductor die and the second semiconductor die has a concave meniscus shape; and

a chip binding layer formed on top of the underfill layer formed within the first portion of the third gap located between the first semiconductor die and the second semiconductor die, wherein a top surface of the chip binding layer has a concave meniscus shape.

2 . The interconnected semiconductor subassembly structure of claim 1 , wherein the underfill layer and the chip binding layer have a similar material composition.

3 . The interconnected semiconductor subassembly structure of claim 1 , wherein the underfill layer and the chip binding layer have a different material composition.

4 . The interconnected semiconductor subassembly structure of claim 1 , wherein the top surface of the chip binding layer is located below a top surface of the first semiconductor die and a top surface of the second semiconductor die.

5 . The interconnected semiconductor subassembly structure of claim 1 , wherein a gap length of the third gap located between the first and second semiconductor dies is greater than a gap height of the first gap located between the first semiconductor die and the interconnect structure and greater than a gap height of the second gap located between the second semiconductor die and the interconnect structure.

6 . The interconnected semiconductor subassembly structure of claim 1 , wherein a gap width of the third gap is greater than a gap height of the first and second gaps combined.

7 . The interconnected semiconductor subassembly structure of claim 1 , wherein a gap length of the first and second gaps located between the first and second semiconductor dies and the interconnect structure, respectively, is greater than or equal to 50 um and less than or equal to 500 um.

8 . The interconnected semiconductor subassembly structure of claim 1 , wherein a gap height of the first and second gaps located between the first and second semiconductor dies and the interconnect structure, respectively, is greater than or equal to 5 um and less than or equal to 100 um.

9 . The interconnected semiconductor subassembly structure of claim 1 , wherein the interconnect structure is at least one of an interposer or a bridge.

10 . The interconnected semiconductor subassembly structure of claim 1 , wherein the first and second semiconductor dies are bonded to the interconnect structure by a plurality of micro metal joints.

11 . A method of forming an interconnected semiconductor subassembly structure, comprising:

bonding a first semiconductor die to a first portion of an interconnect structure;

bonding a second semiconductor die to a second portion of the interconnect structure; and

forming a underfill layer within a first gap located between the first semiconductor die and the first portion of the interconnect structure, within a second gap located between the second semiconductor die and the second portion of the interconnect structure, and within a first portion of a third gap located between the first semiconductor die and the second semiconductor die, wherein a top surface of the underfill layer formed within the first portion of the third gap located between the first semiconductor die and the second semiconductor die has a concave meniscus shape; and

forming a chip binding layer on top of the underfill layer formed within the first portion of the third gap located between the first semiconductor die and the second semiconductor die, wherein a top surface of the chip binding layer has a concave meniscus shape.

12 . The method of claim 11 , wherein forming the underfill layer comprises:

depositing the underfill material between the third gap located between the first semiconductor die and the second semiconductor die, wherein the underfill material flows into the first and second gaps by capillary action.

13 . The method of claim 11 , wherein the underfill material is deposited between the third gap located between the first semiconductor die and the second semiconductor die by a jet dispenser.

14 . The method of claim 11 , wherein a gap length of the third gap located between the first and second semiconductor dies is greater than a gap height of the first and second gaps located between the first and second semiconductor dies and the interconnect structure, respectively.

15 . The method of claim 11 , wherein the interconnect structure is at least one of an interposer or a bridge.

16 . The method of claim 11 , further comprising:

bonding the interconnected semiconductor subassembly structure to a package substrate after the underfill layer has cured.

17 . The method of claim 11 , wherein forming the underfill layer comprises:

depositing a chip binding material between the third gap located between the first semiconductor die and the second semiconductor die and on top of the underfill layer, wherein the underfill layer and the chip binding layer have at least one of a similar material composition or a different material composition.

18 . The method of claim 11 , further comprising:

bonding the interconnected semiconductor subassembly structure to a package substrate after both the underfill layer and the chip binding layer have cured.

19 . A method of forming an interconnected semiconductor subassembly structure, comprising:

bonding a first semiconductor die to a first portion of an interconnect structure;

bonding a second semiconductor die to a second portion of the interconnect structure; and

forming a underfill layer within a first gap located between the first semiconductor die and the first portion of the interconnect structure, within a second gap located between the second semiconductor die and the second portion of the interconnect structure, and within a first portion of a third gap located between the first semiconductor die and the second semiconductor die, wherein a top surface of the underfill layer formed within the first portion of the third gap located between the first semiconductor die and the second semiconductor die has a concave meniscus shape; and

controlling an amount of the underfill material dispensed based on a dot size of the underfill material dispensed and a total number of dots of the underfill material dispensed.

20 . The method of claim 19 , further comprising precalculating a height of the underfill layer based on a maximum amount of the underfill material that can be dispensed within the third gap without any excess underfill material forming outside of outermost ends of the first gap and the second gap.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2022
From: HORIBE, AKIHIRO; MARUSHIMA, CHINAMI; WATANABE, TAKAHITO; HISADA, TAKASHI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 059397/0449 →
Continuity (1)
Related Publication 20230307372A1 · Sep 28, 2023
References Cited (23)
US 5780924A · Mccormick · 1998 [cited by applicant]
US 9653428B1 · Hiner et al. · 2017 [cited by applicant]
US 10833051B2 · Arvin et al. · 2020 [cited by applicant]
US 11404379B2 · Farooq et al. · 2022 [cited by applicant]
US 11973058B2 · Sakuma et al. · 2024 [cited by applicant]
US 20090079060A1 · Bartley · 2009 [cited by applicant]
US 20090189279A1 · How · 2009 [cited by applicant]
US 20130062760A1 · Hung et al. · 2013 [cited by applicant]
US 20190088607A1 · Wang · 2019 [cited by applicant]
US 20190096851A1 · Liao · 2019 [cited by applicant]
US 20210020531A1 · Cetegen · 2021 [cited by examiner]
US 20210183773A1 · Rubin · 2021 [cited by applicant]
US 20220310501A1 · Wang et al. · 2022 [cited by applicant]
US 20230060756A1 · Lai et al. · 2023 [cited by applicant]
US 20230307307A1 · Horibe et al. · 2023 [cited by applicant]
Adamson, Steven J., “Jet Dispensing Underfills for Stacked Die Applications”, Published in Amtest, Proc. Assembly Technology Expo, 2004, 5 pages, http://amtest-group.hu/uploads/Jet%20Dispensing%20Underfills%20for%20Stac… [cited by applicant]
Horibe et al., “Super Fine Jet Underfill Dispense Technique for Robust Micro Joint in Direct Bonded Heterogeneous Integration (DBHi) Silicon Bridge Packages”, 5 pages, provided by Inventor Feb. 2022, Grace Period Disclo… [cited by applicant]
Horibe et al., “Super Fine Jet Underfill Dispense Technique for Robust Micro Joint in Direct Bonded Heterogeneous Integration (DBHi) Silicon Bridge Packages”, Oct. 2021, 1 page, Abstract Only, Grace Period Disclosure do… [cited by applicant]
Miyazawa et al., “CFD Simulation Analysis and Experimental Study of Capillary Underfill Flow in Heterogeneous Integration”, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), Jun. 1-Jul. 4, 2021, DOI… [cited by applicant]
Sikka et al., “Direct Bonded Heterogeneous Integration (DBHi) Si Bridge,” 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), 2021, pp. 136-147, doi: 10.1109/ECTC32696.2021.00034, Abstract Only, 1 pag… [cited by applicant]
Koifman et al., Hybrid Bonding Review, Image Sensors World, http://image-sensors-world.blogspot.com/2020/10/hybrid-bonding-review.html, Oct. 1, 2020, 8 pages. [cited by applicant]
Namics Corporation, Flip Chip Underfills (Encapsulants), Retrieved from: https://www.namics.co.jp/en/products/underfill-flipchip/ , Sep. 4, 2022, 4 pages. [cited by applicant]
Yess, K., Solving Fan-Out Wafer-Level Warpage Challenges Using Material Science, Semiconductor Engineering, , Sep. 10, 2018, 7 pages. [cited by applicant]