IP Library Granted Patent US 12,230,430
Granted Patent B2
US 12,230,430 · App. 17/731,498 · Granted Feb 18, 2025

Substrate embedded magnetic core inductors and method of making

Inventors: Srinivas Pietambaram (Chandler, AZ); Kristof Darmawikarta (Chandler, AZ); Gang Duan (Chandler, AZ); Yonggang Li (Chandler, AZ); Sameer Paital (Chandler, AZ)
Assignee: Intel Corporation
H01F27/26H01F27/425H01L21/76871H01L23/645H01F27/245H01F27/25
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,230,430
App. No.
17/731,498
Granted
Feb 18, 2025
Kind
B2
Abstract

Described are microelectronic devices including an embedded microelectronic package for use as an integrated voltage regulator with a microelectronic system. The microelectronic package can include a substrate and a magnetic foil. The substrate can define at least one layer having one or more of electrically conductive elements separated by a dielectric material. The magnetic foil can have ferromagnetic alloy ribbons and can be embedded within the substrate adjacent to the one or more of electrically conductive elements. The magnetic foil can be positioned to interface with and be spaced from the one or more of electrically conductive element.

Claims (17)

1. An electronic package for use as an integrated voltage regulator with a microelectronic system, the electronic package comprising:

a substrate defining at least one layer having one or more of electrically conductive elements separated by a dielectric material;

a first magnetic foil having ferromagnetic alloy ribbons, the first magnetic foil embedded within the substrate adjacent to the one or more of electrically conductive elements, wherein the first magnetic foil is positioned to interface with and be spaced from a first side of the one or more of electrically conductive elements such that the first magnetic foil interfaces with and is spaced from the first side of the one or more of electrically conductive elements, and wherein the dielectric material comprises a single continuous dielectric layer from a top of the first magnetic foil to a bottom of the one or more of electrically conductive elements; and

a second magnetic foil that is positioned on a second side of the one or more of electrically conductive elements such that the second magnetic foil interfaces with and is spaced from the second side of the one or more of electrically conductive elements, wherein the second magnetic foil is spaced apart and isolated from the first magnetic foil.

2. The electronic package of claim 1 , wherein the first magnetic foil is positioned within the substrate to have a major surface thereof extend in a first plane that is substantially parallel with a second plane defined by the at least one layer having the one or more of electrically conductive elements.

3. The electronic package of claim 1 , wherein the first magnetic foil is positioned within the substrate to have major surfaces thereof extend in both a first plane that is substantially parallel with a second plane defined by the at least one layer having the one or more of electrically conductive elements and a third plane that is substantially perpendicular with the second plane.

4. The electronic package of claim 1 , wherein the first magnetic foil is shaped and positioned in two dimensions to enclose the one or more of electrically conductive elements in one or more dimensions, and wherein the first magnetic foil is operable with the one or more of the electrically conductive elements to act as an inductor.

5. The electronic package of claim 1 , further comprising a non-magnetic adhesive material positioned between the first magnetic foil and the one or more of electrically conductive elements.

6. The electronic package of claim 1 , wherein the dielectric material of the substrate separates the first magnetic foil and the one or more of electrically conductive elements.

7. The electronic package of claim 1 , further comprising at least two electrically conductive elements disposed laterally to either side of the first magnetic foil and the one or more of electrically conductive elements.

8. An electronic system, comprising:

a board;

a semiconductor chip; and an integrated voltage regulator configured to couple to the semiconductor chip, comprising:

a substrate defining multiple layers of conductive traces separated by respective layers of dielectric material;

a plurality of magnetic foils each having ferromagnetic alloy ribbons embedded within the substrate adjacent one or more of the multiple layers, wherein a first one of the plurality of magnetic foils is positioned to interface with and be spaced from a first side of one or more of electrically conductive elements of the conductive traces, wherein a single continuous dielectric layer extends from a top of the first one of the plurality of magnetic foils to a bottom of the one or more of electrically conductive elements, and wherein a second one of the plurality of magnetic foils is positioned to interface with and be spaced from a second side of the one or more of electrically conductive elements, wherein the second one of the plurality of magnetic foils is spaced apart and isolated from the first one of the plurality of magnetic foils;

multiple electrical contacts extending through the substrate, wherein the multiple contacts include at least two electrical contacts disposed laterally to either side of the first or second ones of the plurality of magnetic foils and the one or more of electrically conductive elements.

9. The electronic system of claim 8 , wherein the first one of the plurality of magnetic foils is positioned within the substrate to have first major surfaces thereof extend in both a first plane that is substantially parallel with a second plane defined by one of the multiple layers of conductive traces and a third plane that is substantially perpendicular with the second plane, and wherein the second one of the plurality of magnetic foils is positioned within the substrate to have second major surfaces extend in both the first plane and the third plane.

Continuity (2)
Division 16022894 · Jun 29, 2018
Related Publication 20220254559A1 · Aug 11, 2022
References Cited (36)
US 6175293B1 · Hasegawa · 2001 [cited by examiner]
US 7750413B2 · Hayashi et al. · 2010 [cited by applicant]
US 8058960B2 · Hebert · 2011 [cited by examiner]
US 9966186B1 · Peng · 2018 [cited by examiner]
US 20040021218A1 · Hayama · 2004 [cited by examiner]
US 20080157910A1 · Park · 2008 [cited by examiner]
US 20090094818A1 · Smeys · 2009 [cited by examiner]
US 20090212391A1 · Carobolante · 2009 [cited by examiner]
US 20110233695A1 · Li · 2011 [cited by examiner]
US 20130056847A1 · Chen · 2013 [cited by applicant]
US 20150102892A1 · Yeo · 2015 [cited by examiner]
US 20150302974A1 · Zhao et al. · 2015 [cited by applicant]
US 20160155692A1 · Dosluoglu · 2016 [cited by applicant]
US 20160163443A1 · Erturk et al. · 2016 [cited by applicant]
US 20160233153A1 · Kidwell, Jr. et al. · 2016 [cited by applicant]
US 20200005987A1 · Pietambaram et al. · 2020 [cited by applicant]
DE 112019003318T5 · 2021 [cited by applicant]
JP 06120048A · 1994 [cited by examiner]
JP H06120048A · 1994 [cited by applicant]
JP 06132131A · 1994 [cited by examiner]
WO WO2020005440A1 · 2020 [cited by applicant]
“U.S. Appl. No. 16/022,894, Advisory Action mailed Dec. 30, 2021”, 4 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Examiner Interview Summary mailed Dec. 15, 2021”, 3 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Final Office Action mailed Oct. 20, 2021”, 29 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Non Final Office Action mailed Mar. 18, 2021”, 32 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Notice of Allowance mailed Feb. 2, 2022”, 10 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Response filed Jun. 15, 2021 to Non Final Office Action mailed Mar. 18, 2021”, 12 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Response filed Nov. 3, 2020 to Restriction Requirement mailed Sep. 4, 2020”, 8 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Response filed Dec. 13, 2021 to Final Office Action mailed Oct. 20, 2021”, 15 pgs. [cited by applicant]
“U.S. Appl. No. 16/022,894, Restriction Requirement mailed Sep. 4, 2020”, 10 pgs. [cited by applicant]
“International Application Serial No. PCT/US2019/034250, International Preliminary Report on Patentability mailed Jan. 7, 2021”, 10 pgs. [cited by applicant]
“International Application Serial No. PCT/US2019/034250, International Search Report mailed Sep. 20, 2019”, 3 pgs. [cited by applicant]
“International Application Serial No. PCT/US2019/034250, Written Opinion mailed Sep. 20, 2019”, 8 pgs. [cited by applicant]
Dong, Hai, et al., “Magnetic Nanocomposite for High Q Embedded Inductor”, 9th Int'l Symposium on Advanced Packaging Mater, (2004), 4 pgs. [cited by applicant]
Sun, Teng, et al., “Substrate embedded thin-film inductors with magnetic cores for ntegrated Voltage Regulators”, Transactions on Magnetics, (2017), 17 pgs. [cited by applicant]
Yazaki, Yuichiro, et al., “Embedded Planar Power Inductor in an Organic Interposer for Package-Level DC Power Grid”, IEEE Transactions on Magnetics, vol. 50, No. 11, (Nov. 2014), 4 pgs. [cited by applicant]