IP Library › Granted Patent US 11,855,172
Granted Patent B2
US 11,855,172 · App. 17/741,204 · Granted Dec 26, 2023

Semiconductor device and method for fabricating the same

Inventor: Beom-Yong Kim (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
H01L29/517H01L21/28088H01L28/60H01L29/0607H01L29/4966H01L29/94H10B12/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,855,172
App. No.
17/741,204
Granted
Dec 26, 2023
Kind
B2
Abstract

A semiconductor layer stack includes a first conductive layer, a dielectric layer including a high-k material, which is formed on the first conductive layer, a second conductive layer formed on the dielectric layer, and an interface control layer formed between the dielectric layer and the second conductive layer and including a leakage blocking material, a dopant material, a high bandgap material and a high work function material.

Claims (16)

1. A capacitor comprising:

a bottom electrode;

a dielectric layer formed on the bottom electrode, and including an intermixed compound in which two or more high-k materials are mixed;

a top electrode formed on the dielectric layer; and

an interface control layer formed between the dielectric layer and the top electrode, and including a reduction preventing material and a high work function material that is sequentially stacked one on the other,

wherein the reduction preventing material is formed between the dielectric layer and the top electrode, and

wherein the high work function material is formed between the reduction preventing material and the top electrode.

2. The capacitor of claim 1 , wherein the intermixed compound includes a first high-k material and a second high-k material having a higher dielectric constant than the first high-k material.

3. The capacitor of claim 1 , wherein the intermixed compound includes a compound of a titanium oxide and a zirconium oxide.

4. The capacitor of claim 1 , wherein the intermixed compound includes a compound of an aluminum oxide and a zirconium oxide, and further includes a dopant material of a titanium oxide.

5. The capacitor of claim 1 , wherein the high work function material includes a high work function compound in which the reduction preventing material and the top electrode are intermixed, and the high work function compound includes a conductive material having a higher work function than the top electrode.

6. The capacitor of claim 1 , wherein the reduction preventing material includes a high bandgap material having a higher bandgap than a zirconium oxide and a hafnium oxide.

7. The capacitor of claim 1 , wherein the reduction preventing material includes an aluminum oxide or a silicon oxide.

8. The capacitor of claim 1 , wherein the top electrode includes a titanium nitride, the reduction preventing material includes an aluminum oxide, and the high work function material includes a titanium aluminum nitride.

9. The capacitor of claim 1 , wherein the top electrode includes a titanium nitride, the reduction preventing material includes a silicon oxide, and the high work function material includes a titanium silicon nitride.

10. The capacitor of claim 1 , wherein the dielectric layer further includes a high-k material layer formed between the intermixed compound and the bottom electrode and having a lower dielectric constant than the intermixed compound.

Priority Claims (1)
KR 10-2018-0081861 · Jul 13, 2018 · national
Continuity (3)
Continuation 16780637 · Feb 3, 2020
Continuation 16233582 · Dec 27, 2018
Related Publication 20220271143A1 · Aug 25, 2022